Electronic digital logic circuitry – Interface
Patent
1996-01-31
1997-07-01
Hudspeth, David R.
Electronic digital logic circuitry
Interface
326 27, 326 30, 326 86, H03K 190185
Patent
active
056442548
ABSTRACT:
The invention relates to the field of rapid switching input-output couplers for high rate data transfer buses. The input-output coupler of an integrated circuit enables signals to be exchanged with identical couplers disposed in other integrated circuits by means of a bus line (51). Such a coupler comprises a transmitter (6) and a receiver (7) connected to a line (51) by a first conductor (5). The transmitter (6) comprises a first switch (63) whose on condition puts the first conductor (5) at a potential Vb. The coupler comprises additionally a second switch (64) or (65) whose on condition switches the first conductor (5) to a potential Vtt and arranged such that the switching on of the second switch is only possible after the switching off of the first switch (63). Accordingly, rapid switching on of the second switch (64) or (65), enables rapid variations to be obtained between two discrete states of potential Vb and Vtt of the electrical conductor connecting the transmitter to the bus line, with high stability in each of these two states.
REFERENCES:
patent: 4877978 (1989-10-01), Platt
patent: 5019728 (1991-05-01), Sanwo et al.
patent: 5140194 (1992-08-01), Okitaka
patent: 5341039 (1994-08-01), Fukumoto
patent: 5438281 (1995-08-01), Takahashi et al.
patent: 5463331 (1995-10-01), Kuo
Patent Abstracts of Japan, vol. 013 no. 386 (E-812) [3734 ] 25 Aug. 1989 & JP-A-01 135118 (Mitsubishi) 26 May 1989, abstract.
Patent Abstracts of Japan vol. 012 no. 124 (E-601) [2971] 16 Apr. 1988 & JP-A-62 249523 (NEC) 30 Oct. 1987, abstract.
IEEE Journal of Solid-State Circuits, vol. 28, no. 12 Dec. 1993 New York, US pp. 1370-1373 Dolle "A Dynamic Line-Termination Circuit for Multireceiver Nets" abstract; figures 1,4, p. 1370, right col., line 2 -line 3.
Proceedings of the International Conference on Computer Design, 3 Oct. 1988--5 Oct. 1988 Rye Brook, US pp. 344-347, Gabara & Thompson "High Speed, Low Power CMOS Transmitter-Receiver System" figures 1,2.
Electronic Components & Applications, 1985, Netherlands, vol. 7, No. 3, 1986 Eindhoven, NL, pp. 151-162, Volgers "Using 74HCT HCMOS to Replace LSTTL and Drive Transmission Lines" entire document.
Patent Abstracts of Japan vol. 14 No. 166 (E-911) [4109] 30 Mar. 1990 & JP-A-02 022917 (Fujitsu) 25 Jan. 1990 abstract.
Bull S.A.
Hudspeth David R.
Kondracki Edward J.
LandOfFree
Rapid switching input-output couplers for high rate data transfe does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Rapid switching input-output couplers for high rate data transfe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Rapid switching input-output couplers for high rate data transfe will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-600364