Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-02-14
2006-02-14
Sparks, Donald (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S128000, C711S134000, C711S136000, C711S159000, C711S160000
Reexamination Certificate
active
07000076
ABSTRACT:
A random number generator circuit includes a primary circuit configured to generate a value within a first range and a secondary circuit configured to generate a value within a second range. A detector circuit detects whether or not the value from the primary circuit is within the desired output range for the random number generator circuit, and selects either the value from the primary circuit or the value from the secondary circuit in response. The second range is the desired output range and the first range encompasses the second range. In one embodiment, the primary circuit has complex harmonics but may generate values outside the desired range. The secondary circuit may have less complex harmonics, but may generate values only within the desired range. In one implementation, the random number generator circuit is used to generate a replacement way for a cache.
REFERENCES:
patent: 3693165 (1972-09-01), Reiley et al.
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4511994 (1985-04-01), Webb et al.
patent: 4575792 (1986-03-01), Keeley
patent: 4633440 (1986-12-01), Pakulski
patent: 4654778 (1987-03-01), Chiesa et al.
patent: 4807115 (1989-02-01), Torng
patent: 4833642 (1989-05-01), Ooi
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4907278 (1990-03-01), Cacinati et al.
patent: 4996641 (1991-02-01), Talgam et al.
patent: 5113514 (1992-05-01), Albonesi et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5163142 (1992-11-01), Mageau
patent: 5193163 (1993-03-01), Sanders et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5241663 (1993-08-01), Rohwer
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5317716 (1994-05-01), Liu
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5353425 (1994-10-01), Malamy et al.
patent: 5369753 (1994-11-01), Tipley
patent: 5377345 (1994-12-01), Chang et al.
patent: 5416783 (1995-05-01), Broseghini et al.
patent: 5432918 (1995-07-01), Stamm
patent: 5450551 (1995-09-01), Amini et al.
patent: 5471598 (1995-11-01), Quattromani et al.
patent: 5487162 (1996-01-01), Tanaka et al.
patent: 5493667 (1996-02-01), Huck et al.
patent: 5510934 (1996-04-01), Brennan et al.
patent: 5526510 (1996-06-01), Akkary et al.
patent: 5539878 (1996-07-01), Kikinis
patent: 5551001 (1996-08-01), Cohen et al.
patent: 5557763 (1996-09-01), Senter et al.
patent: 5564034 (1996-10-01), Miyake
patent: 5584014 (1996-12-01), Nayfeh et al.
patent: 5586253 (1996-12-01), Green et al.
patent: 5586293 (1996-12-01), Baron et al.
patent: 5588126 (1996-12-01), Abramson et al.
patent: 5592679 (1997-01-01), Yung
patent: 5638537 (1997-06-01), Yamada et al.
patent: 5644752 (1997-07-01), Cohen et al.
patent: 5668815 (1997-09-01), Gittinger et al.
patent: 5668972 (1997-09-01), Liu et al.
patent: 5671444 (1997-09-01), Akkary et al.
patent: 5748640 (1998-05-01), Jiang et al.
patent: 5752261 (1998-05-01), Cochcroft, Jr.
patent: 5761712 (1998-06-01), Tran et al.
patent: 5768555 (1998-06-01), Tran et al.
patent: 5784588 (1998-07-01), Leung
patent: 5787490 (1998-07-01), Ozawa
patent: 5802338 (1998-09-01), Rechtschaffen et al.
patent: 5809528 (1998-09-01), Miller et al.
patent: 5809531 (1998-09-01), Brabandt
patent: 5875465 (1999-02-01), Kilpatrick et al.
patent: 5913224 (1999-06-01), MacDonald
patent: 5974507 (1999-10-01), Arimilli et al.
patent: 5983321 (1999-11-01), Tran et al.
patent: 6026461 (2000-02-01), Baxter et al.
patent: 6047358 (2000-04-01), Jacobs
patent: 6115792 (2000-09-01), Tran
patent: 6148370 (2000-11-01), Kobayashi
patent: 6161167 (2000-12-01), Witt
patent: 6185657 (2001-02-01), Moyer
patent: 6185703 (2001-02-01), Guddat et al.
patent: 6237083 (2001-05-01), Favor
patent: 6240432 (2001-05-01), Chuang et al.
patent: 6240532 (2001-05-01), Cho
patent: 6263082 (2001-07-01), Ishimoto et al.
patent: 6269427 (2001-07-01), Kuttanna et al.
patent: 6295608 (2001-09-01), Parkes et al.
patent: 6351789 (2002-02-01), Green
patent: 6405287 (2002-06-01), Lesartre
patent: 6823426 (2004-11-01), Goldschmidt et al.
patent: 6823427 (2004-11-01), Sander et al.
patent: 6826651 (2004-11-01), Michael et al.
patent: 2003/0023827 (2003-01-01), Palanca et al.
patent: 2003/0093644 (2003-05-01), Fanning
patent: 0 061 570 (1982-10-01), None
patent: 0 259 095 (1988-03-01), None
patent: 325 420 (1989-07-01), None
patent: 0 381 471 (1990-08-01), None
patent: 0 436 092 (1991-07-01), None
patent: 0 459 232 (1991-12-01), None
patent: 0 459 233 (1991-12-01), None
patent: 0 568 221 (1993-11-01), None
patent: 0 687 979 (1995-12-01), None
patent: 997 821 (2000-05-01), None
patent: 03010901.1 (2003-09-01), None
patent: 2 214 336 (1989-08-01), None
patent: 2 263 985 (1993-08-01), None
patent: 2 263 987 (1993-08-01), None
patent: 2 281 422 (1995-03-01), None
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct . 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct . 2000, rev. 0.2, 10 pages.
Stepanian SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Perfromancem” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
Intel® Strong ARM® SA-1100 Microprocessor, Developer's Manual, Aug. 1999, © Intel Corporation, Ch. 1, p. 6; Ch. 2, p. 2; Ch. 6, pp. 2-5; Ch. 7, p. 3.
Cyrix® 5×86 Microprocessor, Jul. 1995, 8 pgs.
Cyrix® 6×86 Microprocessor, Aug. 1995, 6 pgs.
“Memory Arbitration with Out of Order Execution in Conjunction with a RISC System,” IBM Technical Disclosure Bulletin, Sep. 1992, pp. 62-64.
“Handling Reservations in Multiple-Level Cache,” IBM Technical Disclosure Bulletin, Dec. 1993, pp. 441-446.
Dekker et al., “A Realistic Fault Model and Test Algorithms for Static Random Access Memories,” IEEE Transactions on Computer-Aided Design, vol. 9, No. 6, Jun. 1990, pp. 567-572.
Gallup, et al., “Testability Features of the 68040,” Motorola, Inc., 1990 International Test Conference, IEEE, pp. 749-757.
Hollenbeck, et al., “PA7300LC Integrates Cache for Cost/Performance,” Hewlett Packard Company, IEEE, 1996, pp. 167-174.
Ning Chun H.
Rowlands Joseph B.
Broadcom Corporation
Dinh Ngoc V
Garlick & Harrison & Markison
Sparks Donald
LandOfFree
Random generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3709029