Random access memory with redundancy repair circuit

Details Random access memory with redundancy repair circuit Random access memory with redundancy repair circuit

1991-05-08

1994-01-25

Mottola, Steven

Static information storage and retrieval

Read/write circuit

Bad bit

3652257, G11C 700

Patent

active

052821650

ABSTRACT:
A random access memory includes a redundancy repair circuit having a plurality of parallel connected transistors and a plurality of fuses connected to respective drains of the plurality of transistors. An electrically resistive element is connected to a common node to reduce a difference in operating speeds between a first case in which the circuit is precharged from a state in which discharge to a low level was effected via one of the transistors and a case in which precharging of the circuit is effected from a state in which discharging was carried out via a plurality of the transistors.

REFERENCES:
patent: 4734889 (1988-03-01), Mashiko et al.

Affiliated with

Also associated with

Rating

Random access memory with redundancy repair circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Random access memory with redundancy repair circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory with redundancy repair circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-733097