Random access memory with CMOS-compatible nonvolatile...

Details Random access memory with CMOS-compatible nonvolatile... Random access memory with CMOS-compatible nonvolatile...

2008-03-05

2011-11-01

Ho, Hoai (Department: 2827)

Static information storage and retrieval

Systems using particular element

Capacitors

C365S203000

Reexamination Certificate

active

08050080

ABSTRACT:
Random access memory with CMOS-compatible nonvolatile storage element in series with storage capacitor is described herein. Embodiments may include memory devices and systems that have plurality of row lines, column lines, and memory cells each of which comprising an access transistor, a storage capacitor and a CMOS-compatible non-volatile storage element connected in series. The CMOS-compatible non-volatile storage element may store charges corresponding to a binary value. The node located between the CMOS-compatible non-volatile storage element and the storage capacitor may be defined as a storage node. During read operation, a cell may be selected, and the voltage at the storage node of the cell may be sensed at the corresponding column line, and the binary value may be determined based on at least the sensed voltage.

REFERENCES:
patent: 4233672 (1980-11-01), Suzuki et al.
patent: 4449205 (1984-05-01), Hoffman
patent: 5043946 (1991-08-01), Yamauchi et al.
patent: 5757696 (1998-05-01), Matsuo et al.
patent: 5835932 (1998-11-01), Rao
patent: 5890195 (1999-03-01), Rao
patent: 5995409 (1999-11-01), Holland
patent: 6222216 (2001-04-01), Rao
patent: 6282118 (2001-08-01), Lung et al.
patent: 6654284 (2003-11-01), Hsu et al.
patent: 6963122 (2005-11-01), Soenen et al.
patent: 6992928 (2006-01-01), Inoue
patent: 7885110 (2011-02-01), Rao
patent: 2005/0041470 (2005-02-01), Inoue
patent: 2006/0120138 (2006-06-01), Liaw et al.
patent: 2007/0016720 (2007-01-01), Cohen
patent: 2007/0076510 (2007-04-01), Mangan et al.
patent: 2007/0296486 (2007-12-01), Ambroggi et al.
patent: 2009/0237997 (2009-09-01), Rao
patent: 2009/0244970 (2009-10-01), Rao
patent: 1437742 (2004-07-01), None
patent: 2009111270 (2009-09-01), None
patent: 2009120691 (2009-10-01), None
patent: 2009154833 (2009-12-01), None
Hayashikoshi et al. (“A Dual Mode Sensing Scheme of Capacitor-Coupled EEPROM Cell”, included in applicants IDS dated Mar. 10, 2010).
International Search Report and Written Opinion mailed Apr. 22, 2009 for PCT/US2009/035329.
Hayashikoshi, M. et al., “A Dual-Mode Sensing Scheme of Capacitor-Coupled EEPROM Cell,” IEEE Journal of Solid-State Circuits, Apr. 1992, pp. 569-573.
International Search Report and Written Opinion, issued in International Patent Application No. PCT/US2009/038096, mailed Jul. 2, 2009, 15 pages.
International Search Report and Written Opinion, issued in International Patent Application No. PCT/US2009/038290, mailed Dec. 21, 2009, 12 pages.
Office Action, issued in U.S. Appl. No. 12/053,976, mailed Dec. 11, 2009.
Office Action, issued in U.S. Appl. No. 12/053,976, mailed May 27, 2010.
Office Action, issued in U.S. Appl. No. 12/054,973, mailed Apr. 15, 2010.
Office Action, issued in U.S. Appl. No. 12/054,973, mailed Jun. 18, 2010.
International Preliminary Report on Patentability, issued in International Patent Application No. PCT/US2009/035329, mailed Sep. 16, 2010, 9 pages.
International Preliminary Report on Patentability, issued in International Patent Application No. PCT/US2009/038096, mailed Oct. 7, 2010, 11 pages.
International Preliminary Report on Patentability, issued in International Patent Application No. PCT/US2009/038290, mailed Oct. 7, 2010, 8 pages.
Office Action, issued in U.S. Appl. No. 12/054,973, mailed Jun. 18, 2010, 11 pages.
Office Action, issued in U.S. Appl. No. 12/053,976, mailed Sep. 1, 2010, 8 pages.
Notice of Allowance, issued in U.S. Appl. No. 12/054,973, mailed Sep. 29, 2010, 9 pages.
Final Office Action, issued in U.S. Appl. No. 12/053,976, mailed Feb. 11, 2011, 7 pages.
Notice of Allowance, issued in U.S. Appl. No. 12/053,976, mailed Apr. 14, 2011, 9 pages.
Supplmental Ntc of Allowability, issued in U.S. Appl. No. 12/053,976, mailed Apr. 18, 2011, 6 pages.

Affiliated with

Also associated with

Rating

Random access memory with CMOS-compatible nonvolatile... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Random access memory with CMOS-compatible nonvolatile..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory with CMOS-compatible nonvolatile... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4306641