Static information storage and retrieval – Read/write circuit – Testing
Patent
1996-03-01
1996-10-01
Zarabian, A.
Static information storage and retrieval
Read/write circuit
Testing
365200, 36523003, G11C 700
Patent
active
055616364
ABSTRACT:
A quick test Input/Output (I/O) Random Access Memory (RAM). The RAM array may be divided into individual units. Each unit is further divided into subarray blocks (blocks of subarrays). Each subarray or segment is organized by one and includes one spare column and may include spare word lines. When a block is accessed, only half of the segments are accessed. Whenever a segment is accessed, the segment's spare column is not. Data from columns in the accessed half and spare columns in the unaccessed half are transferred to Local Data Lines (LDLs) and from LDLs to Master Data Lines (MDLs). Valid data from accessed column lines and from selected spare lines are provided on the MDLS to second sense amplifiers. Defective columns are electrically replaced with spares after the second stage amplifiers. During Compression Mode test, the complementary outputs of several Second Sense amplifiers are wire AND'ed to each other and EXOR'ed. The wire ANDed Second Sense Amps are then enabled, simultaneously. After Compression Mode test, if one of the complementary wire AND'ed outputs is high and the other is low, the EXOR output will be high indicating no error was detected. Otherwise, the RAM fails self-test.
REFERENCES:
patent: 4346459 (1982-08-01), Sud et al.
patent: 4389715 (1983-06-01), Eaton Jr., et al.
patent: 4656610 (1987-04-01), Yoshida et al.
patent: 4660179 (1987-04-01), Aoyama
patent: 4727516 (1988-02-01), Yoshida et al.
patent: 5257229 (1993-10-01), McClure et al.
patent: 5293348 (1994-03-01), Abe
patent: 5301155 (1994-04-01), Wada
patent: 5355337 (1994-10-01), Kim
patent: 5355339 (1994-10-01), Oh
patent: 5455796 (1995-10-01), Inui
Kirihata Toshiaki
Watanabe Yohji
International Business Machines - Corporation
Kabushiki Kaisha Toshiba
Peterson Jr. Charles W.
Zarabian A.
LandOfFree
Random access memory with a simple test arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random access memory with a simple test arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory with a simple test arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1507405