Static information storage and retrieval – Read/write circuit – Testing
Patent
1997-02-20
1999-02-02
Yoo, Do Hyun
Static information storage and retrieval
Read/write circuit
Testing
36518901, 36518907, 36523003, G11C 700
Patent
active
058674365
ABSTRACT:
A semiconductor memory device operable for reading and writing in a normal mode and in a test mode is divided into memory cell sections each having blocks of memory cells. Data bus lines are connected to the respective blocks, and switches interconnect data bus lines connected to blocks of the different sections. The switch are made conductive during reading and writing in the normal mode and during writing in the test mode, and nonconductive during reading in the test mode. Input data are applied onto the data bus lines connected one of the blocks for writing in the blocks of the sections simultaneously during writing in the normal mode and in the test mode. In the normal mode, data are read out of the blocks of the sections through the data bus lines connected to the above-mentioned one of the blocks. In the test mode, the data are read out of the blocks of the sections through the data bus lines connected to the respective blocks.
REFERENCES:
patent: 4464750 (1984-08-01), Takematsu
patent: 4495603 (1985-01-01), Varshney
patent: 4672582 (1987-06-01), Nishimura et al.
patent: 4692901 (1987-09-01), Kumanoya et al.
patent: 4742486 (1988-05-01), Takemae et al.
patent: 4744061 (1988-05-01), Takemae et al.
patent: 4873669 (1989-10-01), Furutani et al.
patent: 5293598 (1994-03-01), Furutani et al.
patent: 5375088 (1994-12-01), Furutani et al.
patent: 5636163 (1997-06-01), Furutani et al.
"A Reliable 1-M bit DRAM with a Multi-Bit-Test Mode", Kumanoya, et al., IEEE Journal of Solid-State Circuits, vol. SC-20, No. 5, Oct. 1985, pp. 909-913.
Arimoto Kazutami
Furutani Kiyohiro
Mashiko Koichiro
Matsuda Yoshio
Matsumoto Noriaki
Mitsubishi Denki & Kabushiki Kaisha
Yoo Do Hyun
LandOfFree
Random access memory with a plurality amplifier groups for readi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random access memory with a plurality amplifier groups for readi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory with a plurality amplifier groups for readi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1123693