Random access memory (RAM) based configurable arrays

Details Random access memory (RAM) based configurable arrays Random access memory (RAM) based configurable arrays

1994-11-04

1997-01-14

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Data refresh

G11C 700

Patent

active

055946984

ABSTRACT:
A field programmable device includes two separate and electrically isolated arrays of rows and columns of conductors sharing the same area of an integrated circuit substrate, one array interconnecting memory cells to form a random access memory ("RAM"). The other array forms a full or partial cross-point switching network that is controlled by information stored in memory cells, and/or connects to an operating electronic circuit that is configurable and operable in accordance with information stored in memory cells. In addition, the memory array is easily used to access desired nodes of the circuit array in order to be able to easily observe internal signals during operation. A preferred memory structure is a dynamic random access memory ("DRAM") because of a high density and low cost of existing DRAM fabrication techniques, even though periodic reading and refreshing of the states of the memory cells is required. Several circuits and techniques are used which allow continuous assertion of the memory cell states without interruption during the their refreshing cycles.

REFERENCES:
patent: 3750115 (1973-07-01), Mundy
patent: 3760361 (1973-09-01), Leger et al.
patent: 4091359 (1978-05-01), Rossler
patent: 4103182 (1978-07-01), Bradley
patent: 4125869 (1978-11-01), Gutmann
patent: 4157589 (1979-06-01), Kapral et al.
patent: 4207556 (1980-06-01), Sugiyama et al.
patent: 4293783 (1981-10-01), Patil
patent: 4307379 (1981-12-01), Wyland
patent: 4395646 (1983-07-01), Cases et al.
patent: 4508977 (1985-04-01), Page et al.
patent: 4524430 (1985-06-01), Page
patent: 4541067 (1985-09-01), Whitaker
patent: 4546273 (1985-10-01), Osman
patent: 4551814 (1985-11-01), Moore et al.
patent: 4551815 (1985-11-01), Moore et al.
patent: 4604727 (1986-08-01), Shah et al.
patent: 4622648 (1986-11-01), Whitaker
patent: 4631686 (1986-12-01), Ikawa et al.
patent: 4642487 (1987-02-01), Carter
patent: 4727268 (1988-02-01), Hori
patent: 4829202 (1989-05-01), Austin
patent: 4847612 (1989-07-01), Kaplinsky et al.
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4868419 (1989-09-01), Austin
patent: 4870302 (1989-09-01), Freeman
patent: 4876466 (1989-10-01), Kondou et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 4926224 (1990-05-01), Redwine
patent: 4935734 (1990-06-01), Austin
patent: 5001368 (1991-03-01), Cliff et al.
patent: 5008214 (1991-04-01), Redwine
patent: 5015885 (1991-05-01), El Gamal et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5124273 (1992-06-01), Minami
patent: 5132570 (1992-07-01), Shutou et al.
patent: 5172014 (1992-12-01), El Ayat et al.
patent: 5196740 (1993-03-01), Austin
"Reloadable Programmable Logic Array", T. Winlow, IBM Technical Disclosure Bulletin, vol. 24, No. 5, pp. 2424-2425, Oct., 1981.
"An Alterable Programmable Logic Array", J. F. Philippe Marchand, IEEE Journal of Solid-State Circuits, vol. SC-20, No. 5, pp. 1061-1066, Oct. 1985.
"A New CR-Delay Circuit Technology For High-Density and High-Speed DRAM's" Yohji Watanabe, Takashi Ohsawa, Kiyofumi Sakurai and Tohru Furuyama, IEEE Journal of Solid-State Circuits, vol. 24, No. 4, pp. 905-910, Aug., 1989.
"A 250K-Circuit ASIC Family Using a DRAM Technology", Weir, Kita, Cockerill, Hynek, Lepsic, Ta, Wong, Woodham & Young, IEEE 1990 Custom Integrated Circuits Conference, pp. 4.6.1-4.6.5 (1990).
"Programmable Array Serves As A Controller For Dynamic RAMs", T. Waugh, EDN, Feb. 18, 1988, pp. 169-174.
"High-Density Programmable Logic Takes on Gate Arrays", Dave Bursky, Electronic Design, Mar. 14, 1991, pp. 45-49 & 53, 56 & 57.
"FPGA Advances Cut Delays, Add Flexibility", Dave Bursky, Electronic Design, Technology Analysis, Oct. 1, 1992, pp. 35, 38, 40, 42 & 43.
"RAM-Based Logic Arrays Up Density, Cut Delays", Dave Bursky, Electronic Design, Oct. 1, 1992, pp. 45-49.

Affiliated with

Also associated with

Rating

Random access memory (RAM) based configurable arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Random access memory (RAM) based configurable arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory (RAM) based configurable arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1393746