Random access memory array with parity bit structure

Details Random access memory array with parity bit structure Random access memory array with parity bit structure

2006-09-12

2006-09-12

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Systems using particular element

Magnetoresistive

C365S148000, C365S149000

Reexamination Certificate

active

07106621

ABSTRACT:
A random access memory array includes first random access memory elements arranged in a plurality of rows and columns for storing data words at a multiple memory locations. The memory array further includes second random access memory elements arranged in at least one additional column. Each second random access memory element is associated with a memory location to store a flag value indicative of whether the data word stored at that memory location is a true or complement version. The individual memory elements may comprise magnetic random access memory elements. Alternatively, the individual memory elements may comprise flash memory cells.

REFERENCES:
patent: 5029141 (1991-07-01), Yoshimoto et al.
patent: 5274597 (1993-12-01), Ohbayashi et al.
patent: 5287304 (1994-02-01), Harward et al.
patent: 6335890 (2002-01-01), Reohr et al.
patent: 6532163 (2003-03-01), Okazawa
patent: 6594191 (2003-07-01), Lammers et al.
patent: 6639834 (2003-10-01), Sunaga et al.
patent: 6717844 (2004-04-01), Ohtani
patent: 6778429 (2004-08-01), Lu et al.
patent: 6778434 (2004-08-01), Tsuji
patent: 6795335 (2004-09-01), Hidaka
patent: 6829162 (2004-12-01), Hosotani
patent: 6862235 (2005-03-01), Sakata et al.
patent: 6891742 (2005-05-01), Takano et al.
patent: 6894918 (2005-05-01), Sharma et al.
patent: 6940749 (2005-09-01), Tsang
patent: 2002/0027803 (2002-03-01), Matsui
patent: 2002/0064067 (2002-05-01), Inui
patent: 2002/0080644 (2002-06-01), Ito
patent: 2003/0026125 (2003-02-01), Hidaka
patent: 2003/0058686 (2003-03-01), Ooishi et al.
patent: 2004/0052105 (2004-03-01), Fulkerson et al.
patent: 2004/0125643 (2004-07-01), Kang et al.
patent: 2004/0208052 (2004-10-01), Hidaka
patent: 2005/0180203 (2005-08-01), Lin et al.
patent: 2005/0281080 (2005-12-01), Dray et al.
patent: 1 320 104 (2003-06-01), None
Nahas, “A 4Mb 0.μ m 1T1MTJ Toggle MRAM Memory,” 2004 IEEE International Solid-State Circuits Conference, ISSCC 2004, Session 2, Non-Volatile Memory/2.3, 0-7803-8267-6, 2004.
U.S. Appl. No. 10/880981, filed Jun. 30, 2004.
U.S. Appl. No. 10/881746, filed Jun. 30, 2004.
U.S. Appl. No. 10/881747, filed Jun. 30, 2004.
U.S. Appl. No. 11/152,033, filed Jun. 14, 2005.
U.S. Appl. No. 11/159,858, filed Jun. 23, 2005.
Patent Abstracts of Japan, vol. 2000, No. 03, and JP 11 354728, Canon, Inc.

Affiliated with

Also associated with

Rating

Random access memory array with parity bit structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Random access memory array with parity bit structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory array with parity bit structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3534018