RAM Utilizing offset contact regions for increased storage capac

Static information storage and retrieval – Systems using particular element – Capacitors

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

357 41, 357 45, G11C 1124, G11C 1140

Patent

active

044930569

ABSTRACT:
An integrated circuit electronic memory array having a plurality of FET memory cells arranged in rows and columns and formed on the same integrated circuit chip with associated support circuits. Each memory cell of the array has a capacitive storage region, an adjacent channel region, and a gate region for controlling the transfer of binary information through the channel region into and out of the capacitive storage region. Each memory cell also includes an offset contact region which contacts an adjacent bit line. The word lines are arranged in rows and the bit lines are arranged in columns, complementary pairs of bit lines being electrically connected to alternate ones of memory cells along each column. A bit line to diffusion capacitance couples each memory cell to the one of the pair of bit lines to which it is electrically not connected. This capacitance boosts the electrical signal written into and read out from the storage capacitor. Also disclosed is a memory array in which a single sense amplifier and dummy cell arrangement placed near the middle of each column of cells selectively accesses either half of the column.

REFERENCES:
patent: 3387286 (1968-06-01), Dennard
patent: 3740731 (1973-06-01), Ohwada et al.
patent: 3893146 (1975-07-01), Heeren
patent: 4031522 (1977-06-01), Reed et al.
patent: 4044340 (1977-08-01), Itoh
patent: 4061999 (1977-12-01), Proebsting et al.
patent: 4095251 (1978-06-01), Dennard
patent: 4125878 (1978-11-01), Watanabe
patent: 4138740 (1979-03-01), Itoh
patent: 4262341 (1981-04-01), Mogi et al.
patent: 4301519 (1981-11-01), Lee
patent: 4319342 (1982-03-01), Scheuerlein
patent: 4368529 (1983-01-01), Furuyama
IBM-TDB, vol. 24, No. 10, Mar. 1982, pp. 5165-5166, "Dummy Word Decoder", R. S. Mao et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

RAM Utilizing offset contact regions for increased storage capac does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with RAM Utilizing offset contact regions for increased storage capac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RAM Utilizing offset contact regions for increased storage capac will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-116694

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.