Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2005-11-01
2005-11-01
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Testing
C365S230030
Reexamination Certificate
active
06961273
ABSTRACT:
One embodiment of the invention provides a RAM memory circuit having k≧2 banks, each of which having a multiplicity of memory cells and a selection device to simultaneously select groups of in each case n≧2 memory cells of the bank for the writing or reading of n parallel data. For the fast testing of all the banks, devices are included for the parallel switching of the banks such that reading and writing may be effected simultaneously at all the banks. For each bank, a dedicated evaluation device is included for comparing the n data respectively read out at the relevant bank with a reference information item, which is representative of the write data which have previously been written in at the currently selected memory cell group of the bank, and for providing a result information item, comprising 1≦m≦n/k bits, each of which indicates whether a subset precisely assigned to it from m subsets of the n read data corresponds to a part of the reference information item which is precisely assigned to said subset.
REFERENCES:
patent: 4742490 (1988-05-01), Hoffmann
patent: 5757809 (1998-05-01), Kiso et al.
patent: 5956277 (1999-09-01), Roohparvar
patent: 6243309 (2001-06-01), Shin
patent: 6252805 (2001-06-01), So et al.
patent: 6256241 (2001-07-01), Mehalel
patent: 6256243 (2001-07-01), Savignac et al.
patent: 2001/0000449 (2001-04-01), Satoh
patent: 2001/0005014 (2001-06-01), Koshikawa
German Patent Office Examination Report dated Apr. 25, 2003.
International Search report dated Sep. 29, 2003.
International Preliminary Examination Report dated Aug. 20, 2004.
Boldt Sven
Pfeiffer Johann
Infineon - Technologies AG
Le Vu A.
Patterson & Sheridan L.L.P.
LandOfFree
RAM memory circuit having a plurality of banks and an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with RAM memory circuit having a plurality of banks and an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RAM memory circuit having a plurality of banks and an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3506071