Raid XOR operations to synchronous DRAM using a read buffer...

Details Raid XOR operations to synchronous DRAM using a read buffer... Raid XOR operations to synchronous DRAM using a read buffer...

2000-04-04

2002-04-09

Peikari, B (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S114000, C711S169000, C710S035000

Reexamination Certificate

active

06370611

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to storage controllers for disk array subsystems, and more particularly to RAID XOR operations to synchronous DRAM using a read buffer and pipelining of synchronous DRAM burst read data.
2. Description of the Related Art
Due to the increasing importance of business-critical data to many companies, fault tolerance is often a priority for network storage systems. Fault tolerance, in the context of a disk array subsystem, is the ability of a disk array to continue to perform its functions even when one or more disks have failed. Parity RAID is a network storage solution commonly utilized to provide fault tolerance against a single disk failure. RAID, which stands for Redundant Array of Inexpensive Disks, relates to the concept of using multiple inexpensive disks as one logical unit in the place of a single large disk, for improved storage reliability and system performance. This idea, which is now the industry standard, was introduced in a December 1987 article entitled “A Case for Redundant Arrays of Inexpensive Disks (RAID)” by D. Patterson, G. Gibson, and R. H. Katz, which is incorporated herein by reference as if set forth in its entirety.
To date, a variety of RAID architectures (industry and proprietary) have been utilized for network storage. RAID
5
, which utilizes parity information to provide redundancy and fault tolerance, is one example. RAID
5
architecture (a.k.a. distributed data guarding) spreads or interleaves user data and redundancy information (e.g., parity) across all the disks or drives in an array. In the event of a failed disk, the user data and the parity information allow for recovery or reconstruction of the data of the failed disk.
Generation of parity information has traditionally involved exclusive or (XOR) operations. New parity information has been generated by XORing new data, old data, and old parity information. For example, new data has been written from a write posting cache to an XOR buffer. Old data and old parity information have then been written to the XOR buffer, effectively XORing the old data, old parity information and the new data. The XOR buffer has typically been a region of dynamic random access memory (DRAM).
DRAM has evolved from fast page mode (FPM) DRAM and extended data out (EDO) DRAM to synchronous DRAM. While XORing has typically been accomplished in connection with a read-modify-write cycle, synchronous DRAM has not supported an external read-modify-write cycle.
SUMMARY OF THE INVENTION
Briefly, a memory interface controller includes a read buffer to pipeline data from a synchronous dynamic random access memory (SDRAM) in response to a plurality of consecutive SDRAM burst read requests, a write buffer to store write data, an exclusive or (XOR) engine to XOR the write data with the data from the read buffer, and a write interface to write resulting data from XORing the write data and the data from the read buffer to the synchronous dynamic random access memory. Data is pipelined into the read buffer by repeatedly issuing an SDRAM burst read request before data is transferred out of the synchronous DRAM in response to a previous SDRAM burst read request until a desired amount of data is stored in the read buffer.


REFERENCES:
patent: 5586248 (1996-12-01), Alexander et al.
patent: 5717651 (1998-02-01), Kikukawa et al.
patent: 5717954 (1998-02-01), Grieff et al.
patent: 5809280 (1998-09-01), Chard et al.
patent: 5809560 (1998-09-01), Schneider
patent: 6023387 (2000-02-01), Stenfort
patent: 6038648 (2000-03-01), Nakaoka
patent: 6070182 (2000-05-01), Rao et al.
patent: 6098114 (2000-08-01), McDonald et al.
patent: 6115321 (2000-09-01), Koelling et al.
PC SDRAM Specification, Intel Corporation, Oct. 1998, Revision 1.63, Table of Contents plus pp. 1 through 54.
Technology Brief—Industry Shift Toward Synchronous DRAM Technology, Compaq Computer Corporation, Oct. 1998, TechCom@compaq.com, pp. 1 through 9.
Synchronous DRAMs: The DRAM of the Future: IBM MicroNews; First Quarter 1996, pp. 4-6.

Affiliated with

Also associated with

Rating

Raid XOR operations to synchronous DRAM using a read buffer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Raid XOR operations to synchronous DRAM using a read buffer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Raid XOR operations to synchronous DRAM using a read buffer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2836005