Radiation hardened semiconductor device

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S289000, C438S299000, C438S450000, C438S453000

Reexamination Certificate

active

06511893

ABSTRACT:

TECHNICAL FIELD
This invention relates to radiation hardening of semiconductor devices and more particularly to radiation hardening of the birds beak region to prevent formation of leakage paths in high radiation environments.
BACKGROUND ART
The field of radiation hardening in semiconductor devices deals in part with the problem of electron-hole pairs generated by the passage of ionizing radiation through the semiconductor devices. Electron-hole pairs generated in the bulk silicon do not present a severe problem, as the electrons and holes recombine rapidly. Electron-hole pairs formed in silicon dioxide are more difficult to deal with because the electrons are far more mobile than the holes and may become separated from the holes, making recombination more difficult and resulting in an accumulation of net positive charge in the silicon dioxide, or other dielectric film.
The conventional process for laterally isolating semiconductor circuits uses a field oxide between the active regions. The most common method of producing this field oxide is the localized oxidation of silicon (LOCOS) process. This results in a thick oxide layer separating adjacent semiconductor devices. This thick oxide layer is extremely susceptible to trapping positive charge in an ionizing environment. This effect is cumulative and eventually results in lowering of the threshold voltage of the parasitic field oxide transistors occurring under the field oxide, so that adjacent transistors are no longer isolated from one another.
N-Channel transistors, formed in a P-Well, separated by field oxide, are particularly affected by this phenomenon. The trapped positive charge in the field oxide repels positively charged carriers (holes) and attracts negatively charged carriers (electrons) in the surface of the underlying silicon layer. This accumulation of negatively charged carriers in the P-Well adjacent to the field oxide causes inversion of the P-type silicon and creates a conductive channel or leakage path between N-doped drain and source regions of adjacent N-Channel transistors. The accumulated negative charge in the P-Well region can also create a leakage path from the source to drain of a single N-Channel transistor, thus shorting out the N-Channel transistor. Another possible leakage path occurs between a P-Well active region adjacent to an N-Well active region, especially where polysilicon is used as an interconnect between both active regions. Thus, these undesirable parasitic transistors dominate circuit behavior and the circuit can no longer function as designed.
Conventionally, the area that will be the field oxide region is implanted before growth of the field oxide with an ion dose that is calculated to suppress the operation of parasitic transistors under normal (no ionizing radiation) environments and operating conditions. The field oxide is conventionally grown by a wet thermal process, using a LOCOS process or variations thereof. With the field implant process, there is a dopant gradient extending down into the substrate, with a high concentration at the surface changing to a background bulk concentration at some depth below the surface. The nature of the bulk silicon underlying the semiconductor circuit will depend on the nature of the process used to fabricate the circuit, such as NMOS, PMOS, or CMOS processes. Through the use of this method it is not possible to obtain the doping concentrations necessary to produce radiation hardened devices with acceptable performance for radiation doses greater than about 10 to 20 krad(Si).
Another known method is described in commonly owned U.S. Pat. No. 5,037,781 which teaches a process wherein a first high quality oxide layer is deposited over the silicon substrate. This first layer acts as a diffusion barrier. A second layer of a thick heavily doped oxide, containing recombination sites for the electrons and holes, is then deposited over the first layer. A second diffusion barrier of silicon dioxide is then deposited over the thick heavily doped layer. This art requires a unique manufacturing process which is substantially different from most commercial manufacturing processes and therefore adversely impacts the cost of radiation hardened devices.
Therefore, there exists a need for a radiation hardened semiconductor device capable of functioning in an ionizing radiation environment of approximately 100 krad(Si).
Furthermore, there exists a need for producing such a radiation hardened semiconductor device through modification of existing commercial semiconductor manufacturing processes.
DISCLOSURE OF INVENTION
An object of the present invention is to produce a radiation hardened semiconductor device that can perform in an ionizing radiation environment.
A further object of the present invention is to produce a radiation hardened semiconductor device compatible with commercial manufacturing processes.
Another object of the present invention is to suppress the operation of parasitic transistors in the bird's beak region of a field oxide in a radiation environment.
According to the present invention, a radiation hardened semiconductor device is formed by modifying a conventional semiconductor manufacturing process. A LOCOS process, or variants thereof, are used in many conventional semiconductor manufacturing processes for isolating adjacent transistors in a semiconductor device. LOCOS results in a transition region formed at the edges of the active region known as a bird's beak which is particularly susceptible to the formation of parasitic transistors. According to the present invention, the bird's beak region is implanted with an implant, such as germanium, and the implant is annealed. An implant blocking layer is then applied to the active area, again exposing the bird's beak region. The bird's beak region is then implanted with a second dopant such as boron. The implant blocking layer is then removed. Further processing of the semiconductor can then be performed in accordance with conventional techniques.
The present invention has the utility of producing a radiation hardened semiconductor device that can perform in a high radiation environment. The present invention has the further utility of producing radiation hardened semiconductor devices compatible with commercial manufacturing processes. The present invention also has the utility of suppressing the operation of parasitic transistors in the bird's beak region of a field oxide in a high radiation environment.


REFERENCES:
patent: 4179311 (1979-12-01), Athanas
patent: 4442591 (1984-04-01), Haken
patent: 4728619 (1988-03-01), Pfiester et al.
patent: 4748131 (1988-05-01), Zietlow
patent: 4849366 (1989-07-01), Hsu et al.
patent: 5047356 (1991-09-01), Li et al.
patent: 5126278 (1992-06-01), Kodaira
patent: 5173438 (1992-12-01), Sandhu
patent: 5192712 (1993-03-01), Aronowitz et al.
patent: 5242849 (1993-09-01), Sato
patent: 5247199 (1993-09-01), Matlock
patent: 5358890 (1994-10-01), Sivan et al.
patent: 5429958 (1995-07-01), Matlock
patent: 5474940 (1995-12-01), Tsukamoto
patent: 5604370 (1997-02-01), Mehta et al.
patent: 6008098 (1999-12-01), Pramanick et al.
patent: 0 273 702 (1988-07-01), None
patent: 0 313 777 (1989-05-01), None
patent: WO 90/05993 (1990-05-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Radiation hardened semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Radiation hardened semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Radiation hardened semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3038956

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.