Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Patent
1998-04-16
2000-10-10
Niebling, John F.
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
438953, 438778, 438784, 438785, 438257, 438261, 438286, 438299, 438301, 438302, 257651, H01L 2131
Patent
active
061301728
ABSTRACT:
A EEPROM 140 has a storage transistor 160 with a gate insulating layer 104 of BPSG and a polysilicon gate 112.2 of the same layer as the polysilicon gate 112.1 of the FET transistor 150. The BPSG layer 104 has POHC traps that capture holes injected into N well 103.2. A positive voltage applied to N well 103.2 programs the storage transistor 160 off. Applying a positive voltage to the gate 112.2 neutralizes the holes stored in layer 104 and erases the memory of transistor 160.
REFERENCES:
patent: 3881180 (1975-04-01), Gosney, Jr.
patent: 4546016 (1985-10-01), Kern
patent: 4782037 (1988-11-01), Tomozawa et al.
patent: 5159431 (1992-10-01), Yoshikawa
patent: 5235202 (1993-08-01), Yee et al.
patent: 5241208 (1993-08-01), Taguchi
patent: 5329486 (1994-07-01), Lage
patent: 5409743 (1995-04-01), Bouffard et al.
patent: 5648300 (1997-07-01), Nakayama et al.
S. Rojas et al. J. Vac. Sci. Tech. B. 10(2), p. 633, Mar. 1992.
DeCrosta David A.
Evans Howard L.
Fuller Robert T.
Lowry Robert K.
Morrison Michael J.
Intersil Corporation
Niebling John F.
Simkovic Viktor
LandOfFree
Radiation hardened dielectric for EEPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Radiation hardened dielectric for EEPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Radiation hardened dielectric for EEPROM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2256881