Quiescing a manageability engine

Details Quiescing a manageability engine Quiescing a manageability engine

2005-07-22

2010-10-26

Zand, Kambiz (Department: 2434)

Electrical computers and digital processing systems: support

Multiple computer communication using cryptography

Security kernel or utility

Reexamination Certificate

active

07822978

ABSTRACT:
Embodiments of the invention are generally directed to a methods, apparatuses, and systems for quiescing a processor bus agent. In one embodiment, a processor initiates the establishment of a protected domain for a computing system. A processor bus agent coupled with the processor is quiesed to reduce the potential for interference with the establishment of the protected domain. Other embodiments are described and claimed.

REFERENCES:
patent: 7340568 (2008-03-01), Goodman et al.
patent: 2003/0188165 (2003-10-01), Sutton et al.
patent: 2004/0128416 (2004-07-01), Kurts et al.
patent: 2004/0260565 (2004-12-01), Zimniewicz et al.
patent: 2005/0144476 (2005-06-01), England et al.
patent: 2005/0193099 (2005-09-01), Reus et al.
patent: 2005/0246771 (2005-11-01), Hunt et al.
patent: 2006/0059285 (2006-03-01), Fischer et al.
patent: 1 209 563 (2002-05-01), None
patent: A2-1 209 563 (2002-05-01), None
patent: WO 95/33239 (1995-12-01), None
patent: WO 03/085497 (2003-10-01), None
patent: WO 03/090074 (2003-10-01), None
Intel, “New Intel Platforms Drive Innovation for the Home and Office”, Technology @ Intel Magazine, Jul. 2005, pp. 1-7.
Intel, “Intel Active Management Technology, Intel IT tests reducing IT spending through improved manageability”, IT@Intel, Aug. 2004, pp. 1-12.
Intel, “Intel Active Management Technology, New capabilities for improving IT platform management efficiency”, Technology Brief, 2005, 3 pages.
Intel, “Secure Provisioning for PCs with Intel 945/955 Express Chipset and Intel Active Management Technology” White Paper, Jun. 2005 Revision 1.0, 19 pgs.
Marr et al, “Hyper-Threading Technology Architecture and Microatrchitecture”, Intel Technology Journal Q1, 2002, pp. 1-12.
Ramanathan, “Intel's T's Deliver New Platform Enhancements Beyond Gigahertz”, Technology@Intel Magazine Dec. 2004/Jan. 2005, pp. 1-8.
Binstock, “Intel Virtualization Technology: A Primer”, Jun. 15, 2005, 8 pgs.
Intel, “Intel Virtualization Technology Specification for the 1A-32 Intel Architecture”, C97063-002, Apr. 2005, 144 pgs.
Grawrock “LaGrande Architecture SCMS-18”, Sep. 2003, pp. 1-57.
Itnel, “Enhanced Virtualization on Intel Architecture-based Servers”, Mar. 2005, pp. 1-8.
Intel, “Intel Virtualization Technology Secification for the Intel Itanium Architecutre (VT-i)”, Revision 2.0, Apr. 2005, Document No. 305942-002, 100 pgs.
Intel, “Reliability, Availability, and Serviceability for the Always-on Enterprise”, May 2005, pp. 7-11.
Int'l Application No. PCT/US2006/026382 filed Jul. 6, 2006; Intl'Search Report & Written Opinion dated Dec. 4, 2006.
PCT International Preliminary Report on Patentability PCT/US2006/026382 mailed Jan. 31, 2008 (2 pages).
PCT Written Opinion PCT/US2006/026382 mailed Jan. 31, 2008 (5 pages).
German Patent Application 11 2006 001 933.3-53, Office Action Mailed Nov. 18, 2008, 5 pages.
Office Action from Foreign Counterpart Chinese Patent Application No. 200680026117.0, mailed May 7, 2009, 10 pgs. (Translation included).
CN PTO, “Office Action”, Chinese Application No. 200680026117.0, mailed May 7, 2009., 4 pages.
CN PTO, “Second Office Action”, Chinese Application No. 200680026117.0, Mailed Oct. 21, 2009., whole document.

Affiliated with

Also associated with

Rating

Quiescing a manageability engine does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Quiescing a manageability engine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Quiescing a manageability engine will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4223003