Queue system involving SRAM head, SRAM tail and DRAM body

Details Queue system involving SRAM head, SRAM tail and DRAM body Queue system involving SRAM head, SRAM tail and DRAM body

1999-10-13

2002-10-22

Ellis, Kevin L. (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

Reexamination Certificate

active

06470415

ABSTRACT:

MICROFICHE APPENDIX
A Microfiche Appendix comprising one sheet, totaling twenty-seven frames is included herewith.
COPYRIGHT NOTICE
A portion of the disclosure of this patent document contains material that is subject to copyright protection. The copyright owner has no objection to the reproduction of the patent document or the patent disclosure in exactly the form it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.
TECHNICAL FIELD
The present invention relates to memory circuits for microprocessors.
BACKGROUND OF THE INVENTION
The operation of processors frequently involves temporary storage of information for later manipulation. As is well known, data may be stored for random access, or may be stored for access in an ordered fashion such as in a stack or queue. A queue stores data entries in sequential fashion, so that the oldest entry in the queue is retrieved first. The entry and removal of data in queues may be handled by a central processing unit (CPU) processing software instructions.
Such a queue system can be a bottleneck in the efficient operation of the processor. For example, a first item of information obtained from one process may need to be queued to wait for the processing of another item of information, so that both items may then be manipulated together by the processor. The queuing and dequeuing of the first item of information may require additional work of the processor, slowing the eventual processing of both items of information further. More complicated situations involving multiple operands and operations cause the queuing and dequeuing complications to multiply, requiring various locks that absorb further processing power and time. The size and complexity of a microprocessor can lead to correspondingly large and complex arrangements for storing queues.
The allocation of memory space for these queues is also challenging, as the queues can vary in length depending upon the type of operations being processed. For example, a queuing scheme for a communication system is described by Delp et al. in U.S. Pat. No. 5,629,933, in which a number of data packets are stored in first-in, first out (FIFO) order in queues that are segregated by session identity. Depending upon activity of a particular session, the number of entries in such queues could be very large or zero. In U.S. Pat. No. 5,097,442, Ward et al. teach programming a variable number into a register to store that number of data words in a FIFO memory array, up to the limited size of that array.
To distribute memory for queuing different connections, U.S. Pat. No. 5,812,775 to Van Seters et al. teaches a device for a router having a number of network connections that dedicates specific buffers to each network connection as well as providing a pool of buffers for servicing any network connection. A number of static random access memory (SRAM) queues are maintained for tracking buffer usage and allocating buffers for storage. While SRAM provides relatively quick access compared to dynamic random access memory (DRAM), SRAM memory cells are much larger than DRAM, making SRAM relatively expensive in terms of chip real estate.
SUMMARY OF THE INVENTION
The present invention provides a mechanism for queuing information that is fast, flexible and efficient. The mechanism combines the speed of SRAM with the low cost and low power consumption of DRAM, to enable significant expansion of high-speed data storage in queues without corresponding increases in costs. The queues may be manipulated by hardware or software, and may provide processing events for an event-driven processor. While the queuing mechanism of the present invention can be employed in many systems in place of conventional queues, particular utility is found where high speed access to queues is beneficial, as well for situations in which flexible queue size may be an advantage, and/or for cases where the smaller size and lower cost of DRAM compared to SRAM is of value.


REFERENCES:
patent: 4336538 (1982-06-01), Johnson et al.
patent: 4991133 (1991-02-01), Davis et al.
patent: 5056058 (1991-10-01), Hirata et al.
patent: 5097442 (1992-03-01), Ward et al.
patent: 5163131 (1992-11-01), Row et al.
patent: 5212778 (1993-05-01), Dally et al.
patent: 5280477 (1994-01-01), Trapp
patent: 5289580 (1994-02-01), Latif et al.
patent: 5303344 (1994-04-01), Yokoyama et al.
patent: 5412782 (1995-05-01), Hausman et al.
patent: 5448566 (1995-09-01), Richter et al.
patent: 5485579 (1996-01-01), Hitz et al.
patent: 5506966 (1996-04-01), Ban
patent: 5511169 (1996-04-01), Suda
patent: 5548730 (1996-08-01), Young et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5588121 (1996-12-01), Reddin et al.
patent: 5590328 (1996-12-01), Seno et al.
patent: 5592622 (1997-01-01), Isfeld et al.
patent: 5629933 (1997-05-01), Delp et al.
patent: 5634099 (1997-05-01), Andrews et al.
patent: 5634127 (1997-05-01), Cloud et al.
patent: 5642482 (1997-06-01), Pardillos
patent: 5664114 (1997-09-01), Krech, Jr. et al.
patent: 5671355 (1997-09-01), Collins
patent: 5678060 (1997-10-01), Yokoyama et al.
patent: 5692130 (1997-11-01), Shobu et al.
patent: 5699317 (1997-12-01), Sartore et al.
patent: 5701434 (1997-12-01), Nakagawa
patent: 5749095 (1998-05-01), Hagersten
patent: 5751715 (1998-05-01), Chan et al.
patent: 5752078 (1998-05-01), Delp et al.
patent: 5758084 (1998-05-01), Silverstein et al.
patent: 5758089 (1998-05-01), Gentry et al.
patent: 5758186 (1998-05-01), Hamilton et al.
patent: 5758194 (1998-05-01), Kuzma
patent: 5771349 (1998-06-01), Picazo, Jr. et al.
patent: 5790804 (1998-08-01), Osborne
patent: 5794061 (1998-08-01), Hansen et al.
patent: 5802580 (1998-09-01), McAlpine
patent: 5812775 (1998-09-01), Van Seeters et al.
patent: 5815646 (1998-09-01), Purcell et al.
patent: 5878225 (1999-03-01), Bilansky et al.
patent: 5930830 (1999-07-01), Mendelson et al.
patent: 5991299 (1999-11-01), Radogna et al.
patent: 6009478 (1999-12-01), Panner et al.
patent: 6034963 (2000-03-01), Minami et al.
patent: 6061368 (2000-05-01), Hitzelberger
patent: WO 98/19412 (1998-05-01), None
patent: WO 98/50852 (1998-11-01), None
patent: WO 99/04343 (1999-01-01), None
patent: WO 99/65219 (1999-06-01), None
patent: WO 00/13091 (2000-03-01), None
Internet pages entitled: Technical White Paper—Xpoint's Disk-to-LAN Acceleration Solution for Windows NT Server, printed Jun. 5, 1997.
Jato Technologies Internet pages entitled: Network Accelerator Chip Architecture (twelve-slide presentation), 13 pages, printed Aug. 19. 1998.
EETIMES article entitled: Enterprise system uses flexible spec, by Christopher Harrer and Pauline Shulman, dated Aug. 10, 1998, Issue 1020. 3 pages, printed Nov. 25, 1998.
Internet pages entitled: iReady About Us and iReady Products. 5 pages, printed Nov. 25, 1998.
Internet pages entitled: Smart Ethernet Network Interface Card (which Berend Ozceri is developing). 2 pages, printed Nov. 25, 1998.
Internet pages entitled : Hardware Assisted Protocol Processing (which Eugene Feinberg is working on). 1 page, printed Nov. 25, 1998.
Internet pages of XaQti Corporation entitled: Giga POWER Protocol Processor Product Preview. 4 pages, printed Nov. 25, 1998.
“Toshiba Delivers First Chips to Make Consumer Devices Internet-Ready Based on iReady Design,” Press Release Oct. 14, 1998. 3 pages. (printed Nov. 28, 1998).
Internet pages from website http://www.ireadyco.com/about.html, 3 pages, downloaded Nov. 2, 1998.
60/053,240 (U.S. Provisional Application), by Jolitz et al. (listed filing date Jul. 18, 1997).
Zilog Product Brief entitled “Z85C30 CMOS SCC Serial Communication Controller”, Zilog Inc., 3 pages (1997).
IReady News Archive, “Revolutionary Approach to Consumer Electronics Internet Connectivity Funded,” San Jose, CA Nov. 20, 1997. 2 pages, printed Nov. 2, 1998.
IReady News Archive, “Seiko Instruments Inc. (SII) Introduces World's First Internet-Ready Intelligent LCD Modules Based on IReady Technology,” Santa Clara, CA and Chiba, Japan, Oct. 26, 1998. 2 pages, printed Nov. 2, 1998.
Internet pages of Xpoint Tech

Affiliated with

Also associated with

Rating

Queue system involving SRAM head, SRAM tail and DRAM body does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Queue system involving SRAM head, SRAM tail and DRAM body, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Queue system involving SRAM head, SRAM tail and DRAM body will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2951613