Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Patent
1996-06-03
1999-08-17
Amsbury, Wayne
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
710 45, 710 60, G06F 1700
Patent
active
059387491
ABSTRACT:
A queue length measurement device that is comprised of a number of queues that are capable of holding data cells. A differential counter is coupled to each queue. The counter is incremented when a cell is written into the queue and decremented when a cell is read from the queue. An interval measurement device is coupled to the differential counter. The interval measurement device generates a pulse to reset the counter at fixed intervals equivalent to n cells time (where n is the maximum number of cells the queue counter can measure). A multiplexer is coupled to the multiple differential counters. A transfer control circuit coupled to the interval measurement device selects the appropriate queue length to be output from the multiplexer to the other switch elements. A system and methodology are also provided to provide for queue flow statistics and closed loop control of cell flow into the queue. A queue measurement apparatus is provided for measuring a data queue size. The apparatus is comprised of a queue, an interval measurement device and differential queue length logic. The queue is capable of holding a plurality of data cells. The interval measurement device generates a pulse at predetermined intervals. The differential queue length generation logic is coupled to the queue and the interval measurement device, and generates a queue size output representative of the measurement of the change in queue size during the predefined interval. The queue size output represents the difference between a present and a previous queue length.
REFERENCES:
patent: 5167033 (1992-11-01), Bryant et al.
patent: 5226041 (1993-07-01), Waclawsky et al.
patent: 5268900 (1993-12-01), Hluchji et al.
patent: 5278969 (1994-01-01), Pashan et al.
patent: 5319753 (1994-06-01), Mackenna et al.
patent: 5359592 (1994-10-01), Corbalis et al.
patent: 5379297 (1995-01-01), Glover et al.
patent: 5446733 (1995-08-01), Tsuruoka
patent: 5506898 (1996-04-01), Costantini et al.
patent: 5561663 (1996-10-01), Klausmeier
patent: 5572520 (1996-11-01), Schenk et al.
patent: 5583792 (1996-12-01), Li et al.
patent: 5623668 (1997-04-01), Nieuwenhuizen
Jenevein et al., "Traffic Analysis of Rectangular SW-Banyan", IEEE, pp. 333-342, Feb. 1988.
Moser et al., "A survey of Priority Rules for FMS scheduling and Their Performance for the Benmark Problem", IEEE, pp. 392-397, Feb. 1992.
Casoni et al., "Simulation and Analytical Approximation of ATM Multistage Shared Buffer Switch", IEEE, pp. 1207-1211, May 1996.
Jaser Ihab A.
Rusu Marinica
Amsbury Wayne
Pardo Thziy
Whittaker Communications Inc.
LandOfFree
Queue measurement apparatus and methodology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Queue measurement apparatus and methodology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Queue measurement apparatus and methodology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-310984