Static information storage and retrieval – Systems using particular element – Semiconductive
Reexamination Certificate
2007-06-12
2007-06-12
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Systems using particular element
Semiconductive
C365S149000
Reexamination Certificate
active
11151982
ABSTRACT:
In general, in one aspect, the disclosure describes a memory array including a plurality of memory cells arranged in rows and columns. Each memory cell includes a transistor having a floating body capable of storing a charge. A plurality of word lines and purge lines are interconnected to rows of memory cells. A plurality of bit lines are interconnected to columns of memory cells. Driving signals provided via the word lines, the purge lines, and the bit lines can cooperate to alter the charge of the floating body region in one or more of the memory cells.
REFERENCES:
patent: 6621725 (2003-09-01), Ohsawa
patent: 6714436 (2004-03-01), Burnett et al.
patent: 6873539 (2005-03-01), Fazan et al.
patent: 7002842 (2006-02-01), Tang et al.
Ohsawa, Takashi , “Memory Design Using a One-Transistor Gain Cell on SOI”,IEEE Journal of Solid-State Circuits, vol. 37, No. 11, (Nov. 2002), 1510-1522.
Yoshida, Eiji, “A Design of a Capacitorless 1T-DRAM Cell Using Gate-induced Drain Leakage (GIDL) Current for Low-power and High-speed Embedded Memory”,Fujitsu Laboratories Ltd., 4 pages (2003).
De Vivek K
Keshavarzi Ali
Khellah Muhammad M
Paillet Fabrice
Schrom Gerhard
Intel Corporation
Nguyen Tan T.
Ryder Douglass J.
Ryder IP Law , PC
LandOfFree
Purge-based floating body memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Purge-based floating body memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Purge-based floating body memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3887990