Pulsed arbitration system

Details Pulsed arbitration system Pulsed arbitration system

2006-04-13

2010-10-12

Le, Vu A (Department: 2824)

Static information storage and retrieval

Addressing

Multiple port access

C365S189080, C365S189070

Reexamination Certificate

active

07813213

ABSTRACT:
A pulsed arbitration without coincidence detection system has a pulsed arbitration circuit that is controlled by an internal write pulse and a block/group row access and that has an output coupled to a sub-word line. A sub-word line area contains the pulsed arbitration circuit.

REFERENCES:
patent: 4535428 (1985-08-01), Furman
patent: 4554645 (1985-11-01), Furman
patent: 4616347 (1986-10-01), Bernstein
patent: 4742487 (1988-05-01), Bernstein
patent: 5036491 (1991-07-01), Yamaguchi
patent: 5276842 (1994-01-01), Sugita
patent: 5289427 (1994-02-01), Nicholes et al.
patent: 5384734 (1995-01-01), Tsujihashi et al.
patent: 5398211 (1995-03-01), Willenz et al.
patent: 5459851 (1995-10-01), Nakajima et al.
patent: 5502683 (1996-03-01), Marchioro
patent: 5737569 (1998-04-01), Nadir et al.
patent: 5768211 (1998-06-01), Jones et al.
patent: 5903511 (1999-05-01), Gillingham
patent: 5946251 (1999-08-01), Sato et al.
patent: 5978897 (1999-11-01), Nakagawa
patent: 6934816 (2005-08-01), Matthews et al.
patent: 2003/0142532 (2003-07-01), Kang et al.
patent: 2003/0231540 (2003-12-01), Lazar et al.
USPTO Notice of Allowance for U.S. Appl. No. 10/847,531 dated Dec. 30, 2009; 4 pages.
USPTO Miscellaneous Action (Examiner's Answer to Appeal Brief) for U.S. Appl. No. 10/847,531 dated Oct. 19, 2007; 20 pages.
USPTO Advisory Action for U.S. Appl. No. 10/847,531 dated Feb. 20, 2007; 2 pages.
USPTO Final Rejection for U.S. Appl. No. 10/847,531 dated Dec. 14, 2006; 12 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/847,531 dated Jul. 17, 2006; 7 pages.
USPTO Miscellaneous Action for U.S. Appl. No. 10/847,531 dated Jun. 19, 2007; 3 pages.
IBM Technical Disclosure Bulletin, “Valid Output Indicator of Multi-Port Arrays,” vol. 28, Issue 4, Sep. 1, 1985; pp. 1690-1693; 4 pages.
“16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy,” Cypress Semiconductor Data Book, May 1995, CY7C006 and CY7C016, pp. 6:1-17; 10 pages.
“4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int, Busy,” Cypress Semiconductor Data Book, May 1995, CY7CO24/0241 and CY7CO25/0251, pp. 6:18-36; 11 pages.
“1K x 8 Dual-Port Static RAM,” Cypress Semiconductor Data Book, May 1995, CY7C130/CY7C131 and CY7C140/CY7C141, pp. 6:37-49; 8 pages.
“2K x 8 Dual-Port Static RAM,” Cypress Semiconductor Data Book, May 1995, CY7C132/CY7C136 and CY7C142/CY7C146, pp. 6:50-6:62; 8 pages.
“2K x 16 Dual-Port Static RAM,” Cypress Semiconductor Data Book, May 1995, CY7C133 and CY7C143, pp. 6:63-6:73; 7 pages.
“4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port Static RAM with Semaphores,” Cypress Semiconductor Data Book, May 1995, CY7B134 and CY7B135 and CY7B1342, pp. 6:74-6:86; 8 pages.
“4K x8/9 Dual-Port Static RAM with Sem, Int, Busy,” Cypress Semiconductor Data Book, May 1995, CY7B138 and CY7B139, pp. 6:87-6:102; 10 pages.
“8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy,” Cypress Semiconductor Data Book, May 1995, CY7B144 and CY7B145, pp. 6:103-6:120; 11 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/688,904 dated Jul. 8, 1997; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/688,904 dated Feb. 6, 1997; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/847,531 dated Apr. 12, 2010; 9 pages.

Affiliated with

Also associated with

Rating

Pulsed arbitration system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pulsed arbitration system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pulsed arbitration system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4172771