Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2005-12-14
2008-08-05
Elms, Richard T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S205000, C365S154000
Reexamination Certificate
active
07408827
ABSTRACT:
Disclosed herein is a current sense amplifier (ISA) circuit with increased speed, less insensitivities to process variation, better stability and improved output signal swing. According to one embodiment, the ISA circuit described herein may include a pair of output nodes and a first pair of load transistors, each coupled between a different one of the output nodes and ground for pulling the output nodes down to a first voltage value at the beginning of a sense cycle. In addition, a pulse generation circuit is included for activating the first pair of load transistors at the beginning of the sense cycle and deactivating the first pair of load transistors once the first voltage is reached. When activated, the first pair of load transistors provide a relatively low resistance current path between the output nodes and ground. This decreases the output node discharge time and increases the overall speed of the sense amp without compromising circuit stability and output swing.
REFERENCES:
patent: 5596286 (1997-01-01), Houston
patent: 5602785 (1997-02-01), Casper
patent: 5724292 (1998-03-01), Wada
patent: 5917365 (1999-06-01), Houston
patent: 6501696 (2002-12-01), Mnich et al.
patent: 6538932 (2003-03-01), Ellis et al.
patent: 6768143 (2004-07-01), Fredeman et al.
patent: 2005/0195672 (2005-09-01), Lee
Seevinck et al., “Current Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's,” IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 525-536.
Wong et al., “Design and modeling of tapered LWL architecture for high density SRAM,” © 2004 IEEE, 3 pages.
U.S. Appl. No. 11/247,945, filed Oct. 11, 2005.
U.S. Appl. No. 11/262,412, filed Oct. 28, 2005.
U.S. Appl. No. 60/648,333, filed Jan. 28, 2005.
U.S. Appl. No. 11/380,333, filed Apr. 26, 2006.
U.S. Appl. No. 11/259,342, filed Oct. 24, 2005.
U.S. Appl. No. 10/870,289, filed Jun. 16, 2004.
U.S. Appl. No. 10/873,608, filed Jun. 29, 2004.
Peng Tao
Venugopal Rajesh
Cypress Semiconductor Corp.
Daffer Kevin L.
Daffer McDaniel LLP
Elms Richard T.
Nguyen Nam
LandOfFree
Pulse generation scheme for improving the speed and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pulse generation scheme for improving the speed and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pulse generation scheme for improving the speed and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4015123