Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1989-04-19
1990-02-13
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
365203, G11C 700
Patent
active
049012800
ABSTRACT:
A circuit for assisting the charging of a line conductor having a distributed resistance and capacitance, such as a word line in a semiconductor memory device, is disclosed. In the conventional memory device, a driver circuit is disposed at one end of a word line, with a circuit for holding unselected word lines at the discharged voltage being disposed at the end of the word line opposite from the drive circuit. The invention is directed towards a pull-up circuit being disposed at the end of the word line opposite the driver circuit, the pull-up circuit having a transistor which is precharged to a high voltage prior to the active cycle. The precharged transistor is discharged as the selected word line is charged by the driver circuit, causing a driving node in the circuit to be connected to a high supply voltage. The driving node is connected to the word line by a transistor which is responsive to a select signal generated by the address decoder; once selected, the word line at the end opposite the driver circuit is driven by the high supply voltage. This will enable the selected word line to be pulled up to the high supply voltage at both ends, thereby reducing the time required to charge the word line to the required voltage level. The pull-up circuit may also include a transistor for holding the word line low, if unselected; this transistor is made non-conductive as the precharged transistor is discharged. Further disclosed is a circuit which allows a plurality of word lines to share the precharging and driving transistors, but which dedicates for each word line the "bleeder" transistor for holding unselected word lines low and the transistors for coupling the driving node to the word line. In addition, a circuit which provides a reduced voltage at the bleeder transistor, thereby speeding up the charging of the word line by the driver circuit, is disclosed.
REFERENCES:
patent: 4291392 (1981-09-01), Pruebsting
patent: 4397003 (1983-08-01), Wilson et al.
patent: 4563754 (1986-01-01), Aoyama et al.
Anderson Rodney M.
Popek Joseph A.
Sharp Melvin
Sorensen Douglas A.
Texas Instruments Incorporated
LandOfFree
Pull-up circuit for high impedance word lines does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pull-up circuit for high impedance word lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pull-up circuit for high impedance word lines will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1173821