Electronic digital logic circuitry – Interface – Current driving
Patent
1998-01-23
2000-12-19
Tokar, Michael
Electronic digital logic circuitry
Interface
Current driving
328 83, 328 86, 328112, 328119, 328121, 327310, 327313, H03K 190175, H03K 19094
Patent
active
06163171&
ABSTRACT:
To provide a pull-up circuit and a pull-down circuit having the same withstand voltage performance to other neighboring circuit elements without needing special layout consideration, a pull-up circuit of the invention having an nMOS pull-up transistor (N1) connected between a first node (A2) and a pull-up node (OU) comprises a pMOS transistor (P2), a drain of said pMOS transistor (P2) connected to the first node (A2), a source and a substrate of said pMOS transistor (P2) connected to a positive power supply (Vcc), and a gate of said pMOS transistor (P2) controlled with a pull-up signal; and a pull-down circuit of the invention having a pMOS transistor (P1) connected between a first node (B2) and a pull-down node (OD) comprises an nMOS transistor (N2), a drain of said nMOS transistor (N2) connected to the first node (B2), a source and a substrate of said nMOS transistor (N2) connected to a negative power supply (GND), and a gate of said nMOS transistor (N2) controlled with a pull-down signal.
REFERENCES:
patent: 4707625 (1987-11-01), Yanagisawa
patent: 5198699 (1993-03-01), Hashitomo et al.
patent: 5777509 (1998-07-01), Gasparik
patent: 5874836 (1999-02-01), Nowak et al.
Sedra et al. Microelectronic Circuits & Devices. Prentice Hall. p. 343, 1987.
NEC Corporation
Tan Vibol
Tokar Michael
LandOfFree
Pull-up and pull-down circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pull-up and pull-down circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pull-up and pull-down circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-273879