Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2007-12-04
2007-12-04
Le, Don (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S083000, C326S087000
Reexamination Certificate
active
10975384
ABSTRACT:
A driver system, a driver calibration circuit arrangement for calibration of an impedance of a driver circuit arrangement, and a method for calibration of an impedance of a driver circuit arrangement can achieve improved driver behavior, with respect to undesirable distortions of the slew rate caused by off-chip drivers of DDR memory modules. A driver system has a first driver part with at least one variable impedance by which an operating point of the first driver part is determined with respect to a first potential and a second potential. The potentials supply the first driver part. A first monitoring device adjusts an impedance value of the variable impedance such that the operating point differs from a mid-point of the first and of the second potential.
REFERENCES:
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 6127862 (2000-10-01), Kawasumi
patent: 6133749 (2000-10-01), Hansen et al.
patent: 6307791 (2001-10-01), Otsuka et al.
patent: 6429679 (2002-08-01), Kim et al.
patent: 6573746 (2003-06-01), Kim et al.
patent: 6636821 (2003-10-01), Lawson
patent: 2003/0025535 (2003-02-01), Raychaudhuri
Edell Shapiro & Finnan LLC
Infineon - Technologies AG
Le Don
LandOfFree
Pseudodynamic off-chip driver calibration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pseudodynamic off-chip driver calibration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pseudodynamic off-chip driver calibration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3874037