Pseudo-static memory subsystem

Details Pseudo-static memory subsystem Pseudo-static memory subsystem

1986-03-31

1987-12-01

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Signals

365195, 365222, 365226, 365227, G11C 1140

Patent

active

047109033

ABSTRACT:
A memory subsystem comprises pseudo-static memory chips operable in a low power self refresh mode or in a standby mode in which less access time is required. All memory chips are initially placed in the self refresh mode and are changed to the standby mode only when individually accessed. Then, the accessed chip is retained in the standby mode until such time as all chips are periodically returned to the self refresh mode. When a memory chip is first changed to the standby mode a delay time is provided to allow for the greater required access time. Thereafter, the memory chips which have then been placed in the standby mode are tracked by latching of addresses and comparison of the latched addresses to subsequently received addresses.

REFERENCES:
patent: 4556961 (1985-12-01), Iwahashi et al.

Affiliated with

Also associated with

Rating

Pseudo-static memory subsystem does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pseudo-static memory subsystem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pseudo-static memory subsystem will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1935792