Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2003-09-12
2010-12-07
Chery, Mardochee (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S104000, C711S005000, C711S157000, C711S218000, C711S219000
Reexamination Certificate
active
07849255
ABSTRACT:
A memory comprises at least one array of memory elements, a partition of the at least one array into a plurality of sub-arrays of the memory elements, and an array configuration circuit for selectively putting the at least one array in one of two operating configurations. In a first operating configuration, the memory elements of the at least one array are coupled one to another to form a monodimensional sequentially-accessible memory, while in a second operating configuration the memory elements in each sub-array are coupled to one another so as to form an independent monodimensional sequentially-accessible memory block, a data content of any memory element of the sub-array being rotatable by shifts through the memory elements of the sub-array. A sub-array selector, responsive to a first memory address, selects one among the at least two sub-arrays according to the first memory address, and enables access to the selected sub-array. A memory element access circuit, responsive to a second memory address, enables access to a prescribed memory element in the selected sub-array after a prescribed number of shifts of the data content of the memory elements in the selected sub-array depending on the second memory address.
REFERENCES:
patent: 3967263 (1976-06-01), Chang et al.
patent: 4656625 (1987-04-01), Nojiri et al.
patent: 5805821 (1998-09-01), Saxena et al.
patent: 6091645 (2000-07-01), Iadanza
patent: 6118298 (2000-09-01), Bauer et al.
patent: 6578109 (2003-06-01), Stone et al.
patent: 2002/0087817 (2002-07-01), Tomaiuolo et al.
patent: 2005/0183091 (2005-08-01), Van Eijndhoven et al.
patent: 0 295 751 (1988-12-01), None
European Search Report for EP 02 02 0689 dated May 28, 2003.
Plessier Bernard
Yap Ming Kiat
Chery Mardochee
Jorgenson Lisa K.
Santarelli Bryan A.
STMicroelectronics Asia Pacific Pte. Ltd.
LandOfFree
Pseudo-bidimensional randomly accessible memory using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pseudo-bidimensional randomly accessible memory using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pseudo-bidimensional randomly accessible memory using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4209244