Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2011-08-02
2011-08-02
Bragdon, Reginald G (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S133000, C711S141000, C711SE12016, C711SE12026
Reexamination Certificate
active
07991956
ABSTRACT:
In one embodiment, the present invention includes a method for associating a first identifier with data stored by a first agent in a cache line of a cache to indicate the identity of the first agent, and storing the first identifier with the data in the cache line and updating at least one of a plurality of counters associated with the first agent in a metadata storage in the cache, where the counter includes information regarding inter-agent interaction with respect to the cache line. Other embodiments are described and claimed.
REFERENCES:
patent: 6360299 (2002-03-01), Arimilli et al.
patent: 6990557 (2006-01-01), Hokenek et al.
patent: 7496716 (2009-02-01), Dice et al.
patent: 2005/0114605 (2005-05-01), Iyer
patent: 2006/0143390 (2006-06-01), Kottapalli
patent: 2007/0006230 (2007-01-01), Neiger et al.
patent: 2008/0016278 (2008-01-01), Clark et al.
patent: 2008/0022049 (2008-01-01), Hughes et al.
patent: 2008/0133842 (2008-06-01), Raikin et al.
patent: 2008/0195849 (2008-08-01), Gonzalez et al.
patent: 2009/0089564 (2009-04-01), Brickell et al.
U.S. Appl. No. 11/503,633, filed Aug. 14, 2006, entitled “Providing Quality of Service (QoS) for Cache Architectures Using Priority Information,” by Li Zhao, et al.
U.S. Appl. No. 11/527,222, filed Sep. 25, 2006, entitled “Quality of Service Implementation for Platform Resources,” by Ramesh G. Illikkal, et al.
U.S. Appl. No. 11/705,987, filed Feb. 14, 2007, entitled “Cache Sharing Based Thread Control,” by Jaideep Moses, et al.
U.S. Appl. No. 11/786,019, filed Apr. 9, 2007, entitled “Priority Based Throttling for Power/Performance Quality of Service,” by Ramesh Illikkal, et al.
U.S. Appl. No. 11/726,238, filed Mar. 21, 2007, entitled “Dynamic Quality of Service (QoS) for a Shared Cache,” by William C. Hasenplaugh, et al.
U.S. Patent and Trademark Office, Office Action mailed Oct. 4, 2010 with Reply filed on Jan. 4, 2010 in U.S. Appl. No. 11/998,902.
U.S. Patent and Trademark Office, Notice of Allowance mailed Feb. 16, 2011 in U.S. Appl. No. 11/998,902.
Illikkal Rameshkumar
Iyer Ravishankar
Jacobson Quinn A.
Lebsack Carl
Newell Donald
Bragdon Reginald G
Intel Corporation
Ruiz Aracelis
Trop Pruner & Hu P.C.
LandOfFree
Providing application-level information for use in cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Providing application-level information for use in cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Providing application-level information for use in cache... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2790063