Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2007-10-05
2010-12-21
Ellis, Kevin L (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S168000, C711SE12044
Reexamination Certificate
active
07856536
ABSTRACT:
Provided are a method, system, and article of manufacture for providing a process exclusive access to a page including a memory address to which a lock is granted to the process. A request is received for a memory address in a memory device from a requesting process. A lock is granted to the requested memory address to the requesting process. The requesting process is provided exclusive access to a page including the requested memory address for a page access time period. The exclusive access to the page provided to the requesting process is released in response to an expiration of the page access time period.
REFERENCES:
patent: 5095421 (1992-03-01), Freund
patent: 5129080 (1992-07-01), Smith
patent: 5285528 (1994-02-01), Hart
patent: 5502840 (1996-03-01), Barton
patent: 5590277 (1996-12-01), Fuchs et al.
patent: 5790851 (1998-08-01), Frank et al.
patent: 5805790 (1998-09-01), Nota et al.
patent: 5815651 (1998-09-01), Litt
patent: 5966543 (1999-10-01), Hartner et al.
patent: 6003066 (1999-12-01), Ryan et al.
patent: 6625635 (2003-09-01), Elnozahy
patent: 6625751 (2003-09-01), Starovic et al.
patent: 6769073 (2004-07-01), Shapiro
patent: 6772367 (2004-08-01), Tarafdar et al.
patent: 6792497 (2004-09-01), Gold et al.
patent: 6832367 (2004-12-01), Choi et al.
patent: 6851075 (2005-02-01), Ur et al.
patent: 6886162 (2005-04-01), McKenney
patent: 6920634 (2005-07-01), Tudor
patent: 6961865 (2005-11-01), Ganesh et al.
patent: 7062583 (2006-06-01), Kolinummi et al.
patent: 7185236 (2007-02-01), Moser et al.
patent: 7206964 (2007-04-01), Moser et al.
patent: 7240057 (2007-07-01), Kingsbury et al.
patent: 2002/0013802 (2002-01-01), Mori et al.
patent: 2002/0083149 (2002-06-01), Van Huben et al.
patent: 2004/0177130 (2004-09-01), Chambliss et al.
patent: 2004/0236990 (2004-11-01), Pavlik et al.
patent: 2005/0071760 (2005-03-01), Jaeger
patent: 2005/0149634 (2005-07-01), McKenney
patent: 2005/0177821 (2005-08-01), Ogata et al.
patent: 2005/0251794 (2005-11-01), Taylor et al.
patent: 2005/0262411 (2005-11-01), Vertes et al.
patent: 2006/0085784 (2006-04-01), Traut et al.
patent: 2006/0136640 (2006-06-01), Tuan
patent: 2006/0143512 (2006-06-01), Jia et al.
patent: 2006/0184935 (2006-08-01), Abels et al.
patent: 2009/0119549 (2009-05-01), Vertes
patent: 2006077261 (2006-07-01), None
U.S. Patent Application entitled “Monitoring Patterns of Processes Accessing Addresses in a Storage Device to Determine Access Parameters to Apply”, Serial No. unknown, filed Oct. 5, 2007, by inventors P. Sarkar and D.K. Subhraveti.
U.S. Patent Application entitled “Recovery of Application Faults in a Mirrored Application Environment”, Serial No. unknown, filed Oct. 5, 2007, by inventors R.E. Harper and D.K. Subhraveti.
U.S. Patent Application entitled “Varying Access Parameters for Processes to Access Memory Addresses in Response to Detecting a Condition Related to a Pattern of Processes Access to Memory Addresses”, Serial No. unknown, filed Oct. 5, 2007, by inventors P. Sarkar and D.K. Subhraveti.
Bergheaud, et al., “Fault Tolerance in Multiprocessor Systems Via Application Cloning”, 27th International Conference on Distributed Computing Systems, 2007, pp. 1-10.
Christiaens, et al., “Record/Replay in the Presence of Benign Data Races”, 2002, pp. 1-7.
Daniel, et al., “Transparent Process Replication”, 2000, pp. 1-6.
Dunlap, et al., “ReVirt: Enabling Intrusion Analysis Through Virtual-Machine Logging and Replay”, Proceedings of the 2002 Symposium on Operating Systems Design and Implementation (OSDI), 2002, pp. 1-14.
He, et al., “Preemption Adaptivity in Time-Published Queue-Based Spin Locks”, Dept. of Computer Science University of Rochester, NY, 2005, pp. 1-12.
Huangs, et al., “Handling Catastrophic Failures in Scalable Internet Applications”, IEEE, 2004, pp. 1-7.
Krammer et al., “Marmot: An MPI Analysis and Checking Tool”, High Performance Computer Center Stuttgart, Germany, 2004, pp. 1-6.
Kranzmuller, “Event Graph Analysis for Debugging Massively Parallel Programs”, Dept. for Graphics and Parallel Processing Joh. Kepler University Linz, Austria, Sep. 2000, pp. 1-344.
Lim, “Reactive Synchronization Algorithms for Multiprocessors”, Massachusetts Institute of Technology, 1995, pp. 1-162.
Marathe, et al., “Composite Abortable Locks”, IEEE, 2006, pp. 1-10.
Mellor-Crummey, et al., “A Software Instruction Counter”, ACM, 1989, pp. 78-86.
Osman et al., “The Design and Implementation of Zap: A System for Migrating Computing Environments”, Proceedings of the 5th Symposium on Operating Systems Design and Implementation (OSDI 2002), Dec. 2002, pp. 1-16.
Russinovich, et al., “Operating System Support for Replay of Concurrent Non-Deterministic Shared Memory Applications”, Dept. of Computer Science University of Oregon, 1996, pp. 1-5.
Slye, et al., “Support for Software Interrupts in Log-Based Rollback-Recovery”, 26th Symposium on Fault-Tolerant Computer Systems, Jun. 1996, pp. 1-20.
Bergheaud Philippe
Subhraveti Dinesh Kumar
Vertes Marc Philippe
Bansal Gurtej
Ellis Kevin L
International Business Machines - Corporation
Konrad Raynes and Victor LLP
Victor David W.
LandOfFree
Providing a process exclusive access to a page including a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Providing a process exclusive access to a page including a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Providing a process exclusive access to a page including a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4155037