Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2010-11-16
2011-10-11
Stiglic, Ryan (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S105000, C710S311000, C710S315000
Reexamination Certificate
active
08037230
ABSTRACT:
In one embodiment, the present invention includes an apparatus having an adapter to communicate according to a personal computer (PC) protocol and a second protocol. A first interface coupled to the adapter is to perform address translation and ordering of transactions received from upstream of the adapter. The first interface is coupled in turn via one or more physical units to heterogeneous resources, each of which includes an intellectual property (IP) core and a shim, where the shim is to implement a header of the PC protocol for the IP core to enable its incorporation into the apparatus without modification. Other embodiments are described and claimed.
REFERENCES:
patent: 6694380 (2004-02-01), Wolrich et al.
patent: 6810460 (2004-10-01), Kirkwood
patent: 6816938 (2004-11-01), Edara et al.
patent: 7457905 (2008-11-01), Gehman
patent: 7506089 (2009-03-01), Cho et al.
patent: 2005/0177664 (2005-08-01), Cho et al.
patent: 2005/0289369 (2005-12-01), Chung et al.
patent: 2005/0289374 (2005-12-01), Kim et al.
patent: 2007/0067549 (2007-03-01), Gehman
patent: 2008/0082840 (2008-04-01), Kendall et al.
patent: 2008/0147858 (2008-06-01), Prakash et al.
patent: 2008/0235415 (2008-09-01), Clark et al.
patent: 2009/0235099 (2009-09-01), Branover et al.
Everton Carara, Aline Mello, Fernando Moraes, “Communication Models in Networks-on-Chip,” rsp, pp. 57-60, 18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP '07), 2007.
U.S. Patent and Trademark Office, Notice of Allowance mailed Apr. 21, 2011 in U.S. Appl. No. 12/841,889.
U.S. Patent and Trademark Office, Office Action mailed Apr. 12, 2011 in U.S. Appl. No. 12/079,185.
Japanese Patent Office, Office Action issued on Aug. 12, 2010 in Japanese patent application No. 2009-127455.
U.S. Patent and Trademark Office, Notice of Allowance mailed on Apr. 14, 2010 in U.S. Appl. No. 12/080,076.
U.S. Patent and Trademark Office, Office Action dated Nov. 13, 2009 with Reply to Office Action filed Feb. 11, 2010 in U.S. Appl. No. 12/080,076.
Sousek, et al., “PCI Express Core Integration with the OCP Bus,” CAST Inc., 2006, 15 pages.
Mentor Graphics, “PCI Express to AMBA 3 AXI Bridge IP,” Mentor Graphics, Jun. 2007, 2 pages.
U.S. Appl. No. 12/089,076, filed Mar. 31, 2008, entitled “Integrating Non-Peripheral Component Interconnect (PCI) Resources Into a Personal Computer System,” by Arvind Mandhani, et al.
U.S. Appl. No. 12/079,185, filed Mar. 25, 2008, entitled “Power Management for a System on a Chip (SoC),” by Woojong Han, et al.
Everton Carara, et al, “Communication Models in Networks-on-Chip,” 18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP '07), 2007, pp. 57-60.
U.S. Patent and Trademark Office, Reply to Office Action mailed Apr. 12, 2011 which filed on Jul. 6, 2011.
Athreya Madhu
Han Woojong
Mandhani Arvind
Shoemaker Ken
Thakkar Shreekant S.
Intel Corporation
Stiglic Ryan
Trop Pruner & Hu P.C.
LandOfFree
Providing a peripheral component interconnect... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Providing a peripheral component interconnect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Providing a peripheral component interconnect... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4264824