Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2009-04-14
2010-11-30
Nguyen, Linh V (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S030000, C326S085000, C326S087000, C710S110000, C710S300000, C710S301000, C710S305000, C710S313000
Reexamination Certificate
active
07843225
ABSTRACT:
A multi-core bus termination apparatus includes a protocol analyzer and a plurality of drivers. The protocol analyzer is disposed within a processor core and configured to receive one or more protocol signals, and is configured to indicate whether or not the processor core owns the bus. The plurality of drivers is coupled to the protocol analyzer. Each of the plurality of drivers has one of a corresponding plurality of nodes, and each is configured to control how the one of the corresponding plurality of nodes is driven responsive whether or not the processor core owns the bus. Each of the plurality of drivers has protocol-based multi-core logic. The protocol-based multi-core logic is configured to enable pull-up logic if the processor core owns the bus, and is configured to disable the pull-up logic if the processor core does not own the bus.
REFERENCES:
patent: 5188970 (1993-02-01), York et al.
patent: 5467455 (1995-11-01), Gay et al.
patent: 5926031 (1999-07-01), Wallace et al.
patent: 6100713 (2000-08-01), Kalb et al.
patent: 6160417 (2000-12-01), Taguchi
patent: 6222389 (2001-04-01), Williams
patent: 6327632 (2001-12-01), Sollars
patent: 6356106 (2002-03-01), Greeff et al.
patent: 6377069 (2002-04-01), Veenstra et al.
patent: 6453374 (2002-09-01), Kovalan et al.
patent: 6496880 (2002-12-01), Ma et al.
patent: 6751782 (2004-06-01), Levin et al.
patent: 6836143 (2004-12-01), Song
patent: 6838900 (2005-01-01), Huang et al.
patent: 6842035 (2005-01-01), Kurts et al.
patent: 6862642 (2005-03-01), Packer et al.
patent: 6917998 (2005-07-01), Giles
patent: 6971049 (2005-11-01), Bakke et al.
patent: 7190188 (2007-03-01), Otsuka et al.
patent: 7299277 (2007-11-01), Moran et al.
patent: 7464207 (2008-12-01), Riley et al.
patent: 7587542 (2009-09-01), Riley et al.
patent: 7659762 (2010-02-01), Schuelein
patent: 7675806 (2010-03-01), Hunter et al.
patent: 7687313 (2010-03-01), Karnezos
patent: 2003/0016550 (2003-01-01), Yoo et al.
patent: 2003/0039151 (2003-02-01), Matsui
patent: 2003/0208646 (2003-11-01), Muljono
patent: 2003/0221140 (2003-11-01), Bakke et al.
patent: 2009/0100421 (2009-04-01), Flaming et al.
Gaskins Darius D.
Lundberg James R.
Huffman James W.
Huffman Richard K.
Nguyen Linh V
Via Technologies Inc.
LandOfFree
Protocol-based bus termination for multi-core processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Protocol-based bus termination for multi-core processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protocol-based bus termination for multi-core processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4242116