Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-03-20
2007-03-20
Bonzo, Bryce P. (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
10716913
ABSTRACT:
Method and apparatus are provided for preventing faulty commercial-off-the-shelf (COTS) peripherals or I/Os from disabling the bus to which they are connected. The apparatus has isolators coupled to the bus and the I/Os. A controller is coupled between the interfaces, a processor and memory, operating such that an I/O cannot transfer data to the bus without permission from the bus. Isolation memory keeps I/O and bus messages separate. I/O messages are checked before being sent to the bus. The method comprises: determining if there is a message for the peripheral, temporarily storing the message, determining if the message is for output or input, and if for output, sending it to the peripheral, and if for input, requesting and receiving it from the peripheral, temporarily storing and checking it, and transferring it to the bus only if valid. This prevents a failed I/O or peripheral from disabling the bus.
REFERENCES:
patent: 4038644 (1977-07-01), Duke et al.
patent: 4843544 (1989-06-01), DuLac et al.
patent: 5129063 (1992-07-01), Sainola et al.
patent: 5239646 (1993-08-01), Kimura
patent: 5509127 (1996-04-01), Datwyler et al.
patent: 5608876 (1997-03-01), Cohen et al.
patent: 5608878 (1997-03-01), Arimilli et al.
patent: 5724609 (1998-03-01), Hatae et al.
patent: 5729767 (1998-03-01), Jones et al.
patent: 5764929 (1998-06-01), Kelley et al.
patent: 5796964 (1998-08-01), Bass et al.
patent: 5815647 (1998-09-01), Buckland et al.
patent: 5856921 (1999-01-01), Kim et al.
patent: 5915104 (1999-06-01), Miller
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 5978938 (1999-11-01), Kaiser et al.
patent: 5991900 (1999-11-01), Garnett
patent: 6134623 (2000-10-01), Garcia et al.
patent: 6141718 (2000-10-01), Garnett et al.
patent: 6145044 (2000-11-01), Ogura
patent: 6148348 (2000-11-01), Garnett et al.
patent: 6173351 (2001-01-01), Garnett et al.
patent: 6223230 (2001-04-01), Garnett et al.
patent: 6240476 (2001-05-01), Garcia et al.
patent: 6341334 (2002-01-01), Kamemaru
patent: 6438639 (2002-08-01), Bakke et al.
patent: 2003/0093746 (2003-05-01), Kang et al.
patent: 2003/0221140 (2003-11-01), Bakke et al.
patent: 2004/0139269 (2004-07-01), Nakamura
patent: 2006/0085692 (2006-04-01), Berbaum et al.
Wuudiann Ke, Duy Le, Najmi T. Jarwala: A Secure Data Transmission Scheme for 1149.1 Backplane Test Bus. ITC 1995: 789-796.
Chan, S.; Huy Luong; Charlan, W.; Fukuhara, R.; Homberg, E.; Jones, P.; Pixler, G.: The implementation of a COTS based fault tolerant avionics bus architecture. 2000. pp. 297-305 vol. 7.
PCT International Search Report: PCT/US2004/036901, Applicant Reference No. H0004377-5709, Aug. 17, 2005, EP International Search Authority, 6 pages.
Alejandro Peter G.
Black Randall H.
Fletcher Mitchell S.
Gregg Michael R.
Revelle Victor S.
Honeywell International , Inc.
Ingrassia Fisher & Lorenz
LandOfFree
Protective bus interface and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Protective bus interface and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protective bus interface and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3734090