Protection of logic modules in a field programmable gate array d

Details Protection of logic modules in a field programmable gate array d Protection of logic modules in a field programmable gate array d

1998-05-11

2000-12-05

Tokar, Michael

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326 37, 326 38, 326 39, 326 40, 326 41, G06F 738, H03K 19177

Patent

active

061572071

ABSTRACT:
To protect logic module output devices from high voltages, logic modules are not powered during antifuse programming. In some embodiments, two separate power input terminals VCC1 and VCC2 are provided: power input terminal VCC1 being coupled to power the logic modules, and power input terminal VCC2 being coupled to power the programming control circuitry. Power terminal VCC1 is left floating or is grounded during antifuse programming such that the logic modules are not powered but such that the programming circuitry is powered during antifuse programming via the second power terminal VCC2. Logic module output protection transistors are not required nor is the associated charge pump. Because the logic module input devices are not powered, a current surge through the input devices on power up does not occur and an internal disable signal and associated circuitry is not required. In one embodiment, the field programmable gate array is made smaller because it has no internal disable signal and associated circuitry, no logic module output protection transistors, and no charge pump that operates during normal circuit operation. In embodiments, power input terminal VCC2 is a high voltage compatible power input terminal.

REFERENCES:
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5235221 (1993-08-01), Douglas et al.
patent: 5327024 (1994-07-01), Cox
patent: 5341030 (1994-08-01), Galbraith
patent: 5349248 (1994-09-01), Parlour et al.
patent: 5362676 (1994-11-01), Gordon et al.
patent: 5424655 (1995-06-01), Chua
patent: 5495181 (1996-02-01), Kolze
patent: 5502315 (1996-03-01), Chua et al.
patent: 5534793 (1996-07-01), Nasserbakht
patent: 5537056 (1996-07-01), McCollum
patent: 5544070 (1996-08-01), Cox et al.
patent: 5557136 (1996-09-01), Gordon et al.
patent: 5600262 (1997-02-01), Kolze
patent: 5661412 (1997-08-01), Chawla et al.
patent: 5682106 (1997-10-01), Cox et al.
patent: 5701027 (1997-12-01), Gordon et al.
patent: 5811336 (1998-09-01), Kasai
patent: 5945840 (1999-08-01), Cowles et al.
QuickLogic 1996/97 Data Book, pp. i through vi, 1-5 through 1-16, 2-1 through 2-11, 2-13 through 2-18, 3-1 through 3-14, 3-15 through 3-23, 6-33 through 6-36 (1996/97).
Actel 1996 FPGA Data Book And Design Guide, pp. 4-1 through 4-7, 4-95 through 4-100, 4-115 through 4-121, 4-113 through 4-144, 4-151 through 4-215, 7-1 through 7-8 (Apr. 1996).
Actel 1998 54SX Family FPGA Preliminary v1.0 Data Sheet, pp. 1-35 (Mar. 1998).

Affiliated with

Also associated with

Rating

Protection of logic modules in a field programmable gate array d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Protection of logic modules in a field programmable gate array d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protection of logic modules in a field programmable gate array d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-964928