Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-03-21
2006-03-21
Baderman, Scott (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S043000
Reexamination Certificate
active
07017072
ABSTRACT:
The invention relates to a protection circuit (12) for an access-arbitrated bus system network, comprising a fault detection device for detecting a fault status in a sub-network of the overall bus system network; and a separating device for separating the sub-network from the overall network when a fault status is detected in said sub-network.
REFERENCES:
patent: 5534848 (1996-07-01), Steele et al.
patent: 5903565 (1999-05-01), Neuhaus et al.
patent: 5999389 (1999-12-01), Luebke et al.
patent: 6115831 (2000-09-01), Hanf et al.
patent: 6396282 (2002-05-01), Minuth et al.
patent: 2004/0165888 (2004-08-01), Gerstel et al.
patent: 197 33 760 (1999-03-01), None
patent: 198 33 462 (2000-01-01), None
patent: 61224726 (1986-10-01), None
patent: WO 95/24087 (1995-09-01), None
Barrenscheen Jens
Keil Mario
Kern Hermann
Pechlaner Andreas
Baderman Scott
Infineon - Technologies AG
LandOfFree
Protection circuit for an access-arbitrated bus system network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Protection circuit for an access-arbitrated bus system network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protection circuit for an access-arbitrated bus system network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3582059