Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-04-25
2002-09-24
Ho, Hoai (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S328000, C257S173000
Reexamination Certificate
active
06455896
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to a protection circuit, and more particularly to a protection circuit for word lines in a memory array.
2. Description of the Prior Art
A well known cause of failure for electronic integrated circuits is plasma damage on gate devices. For example, during the wiring process, connections can be made which are electrically floating until they are connected again by the last wiring layer. In the meantime, however, electric charge caused, for example, by plasma etching, may accumulate on these floating connections. If one of these connections is coupled to the polygate of a transistor, the charges may leak to the gates via the connections, whereby it may exceed a maximum value and, thus, cause irreparable damage to the gates.
For simple integrated circuits, the charge may be discharged by a parasitic diode through a decoder circuit coupled to a memory array. However, when the integrated circuits are becoming complicated, it is difficult to discharge in time positive or negative charges by exterior decoder circuit.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a protection circuit for a memory array. Back-to-back diodes are used as a protection circuit can in time discharge positive or negative charges during plasma process.
It is another object of the present invention to provide a protection circuit coupled to multitude of word lines in a memory array. The parallel diodes coupled to the word lines and an in-common diode are arranged in series can save area consumption of the integrated circuits.
It is further object of the present invention to provide a protection structure for a memory array. The protection structure enables the memory array operated under positive or negative voltage.
In the present invention provides a protection circuit comprising one diode wherein the diode is formed by diffusing a heavily doped material of a first conductivity type into a first region of a second conductivity type. An integrated circuit, such as a memory array, is coupled to the diode. The other diode back-to-back is coupled to the diode wherein the other diode is formed by diffusing a heavily doped material of the second conductivity type into the first region and a second region of the first conductivity type. The two diodes in series are capable of discharging for the memory array during manufacturing process.
REFERENCES:
patent: 4831424 (1989-05-01), Yoshida et al.
patent: 4939616 (1990-07-01), Rountree
patent: 5262345 (1993-11-01), Nasser et al.
patent: 5594265 (1997-01-01), Shimizu et al.
patent: 5751042 (1998-05-01), Yu
patent: 5925922 (1999-07-01), Rountree et al.
patent: 6121821 (2000-09-01), Miki
patent: 6236087 (2001-05-01), Daly et al.
patent: 6329691 (2001-12-01), Finzi
Chen Chia-Hsing
Chou Ming-Hung
Huang Smile
Liu Cheng-Jye
Ho Hoai
Huynh Andy
Macronix International Co. Ltd.
LandOfFree
Protection circuit for a memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Protection circuit for a memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protection circuit for a memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2829192