Electrical computers and digital processing systems: support – Digital data processing system initialization or configuration
Reexamination Certificate
2005-06-21
2005-06-21
Perveen, Rehana (Department: 2116)
Electrical computers and digital processing systems: support
Digital data processing system initialization or configuration
C713S002000, C713S100000, C710S100000, C708S800000, C708S801000
Reexamination Certificate
active
06910126
ABSTRACT:
A method of programming a programmable analog device that introduces on a single chip a set of tailored analog blocks and elements that can be configured and reconfigured in different ways to implement a variety of different analog functions. The analog blocks can be electrically coupled to each other in different combinations to perform different analog functions. Each analog block includes analog elements that have changeable characteristics that can be specified according to the function to be performed. Configuration registers define the type of function to be performed, the way in which the analog blocks are to be coupled, the inputs and outputs of the analog blocks, and the characteristics of the analog elements. The configuration registers can be dynamically programmed. Thus, the device can be used to realize a large number of different analog functions and applications.
REFERENCES:
patent: 5202687 (1993-04-01), Distinti
patent: 5258760 (1993-11-01), Moody et al.
patent: 5414308 (1995-05-01), Lee et al.
patent: 5563526 (1996-10-01), Hastings et al.
patent: 5574678 (1996-11-01), Gorecki
patent: 5600262 (1997-02-01), Kolze
patent: 5905398 (1999-05-01), Todsen et al.
patent: 6141376 (2000-10-01), Shaw
patent: 6144327 (2000-11-01), Distinti et al.
patent: 6166367 (2000-12-01), Cho
patent: 6185127 (2001-02-01), Myers et al.
patent: 6225866 (2001-05-01), Kubota et al.
patent: 6453175 (2002-09-01), Mizell et al.
patent: 6701340 (2004-03-01), Gorecki et al.
patent: 6714066 (2004-03-01), Gorecki et al.
CYPR-CD00173; “A Programmable Analog System Architecture (as Amended)”; U.S. Appl. No. 09/909,047; filed Jul. 18, 2001; Mar.
CYPR-CD00175; “Method for Synchronizing and Resetting Clock Signals Supplied to Multiple Programmable Analog Blocks (as Amended)”; U.S. Appl. No. 09/969,311; filed Oct. 1, 2001; B. Sullam.
CYPR-CD00194; “Method and Apparatus for Local and Global Power Management in a Programmable Analog Circuit”; U.S. Appl. No. 09/935,454; filed Aug. 22, 2001; M. Mar.
CYPR-CD00232; “Programmable System on a Chip”; U.S. Appl. No. 10/033,027; filed Oct. 1, 2001; W. Snyder.
Mar Monte
Snyder Warren
Cypress Microsystems, Inc.
Perveen Rehana
Wagner , Murabito & Hao LLP
LandOfFree
Programming methodology and architecture for a programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programming methodology and architecture for a programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming methodology and architecture for a programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3470992