Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent
1997-09-17
1998-10-20
Santamauro, Jon
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
326 41, H03K 19177
Patent
active
058252002
ABSTRACT:
The programmable interconnect structure of a field programmable gate array (see FIG. 4B) includes a plurality of wire segments extending in a first direction, the wire segments being collinear with respect to each other. An antifuse is disposed between each pair of adjacent wire segments so that the adjacent wire segments can be coupled together. Programming conductors for supplying a programming voltage onto selected wire segments extend in a second direction perpendicular to the first direction. The programming drivers for driving some of the programming conductors are disposed on one side (for example above) of the wire segments whereas the programming drivers for driving others of the programming conductors are disposed on the opposite side (for example below) of the wire segments. The pattern for programming drivers coupled to programming conductors alternates from one side of the wire segments to the other from column to column across the field programmable gate array.
REFERENCES:
patent: 4439804 (1984-03-01), Riddle et al.
patent: 5053909 (1991-10-01), Suzuki et al.
patent: 5132563 (1992-07-01), Fujii et al.
patent: 5196724 (1993-03-01), Gordon et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5302546 (1994-04-01), Gordon et al.
patent: 5327024 (1994-07-01), Cox
patent: 5336986 (1994-08-01), Allman
patent: 5341030 (1994-08-01), Galbraith
patent: 5347519 (1994-09-01), Cooke et al.
patent: 5367207 (1994-11-01), Goetting et al.
patent: 5391942 (1995-02-01), El-Ayat et al.
patent: 5416367 (1995-05-01), Chan et al.
patent: 5424655 (1995-06-01), Chua
patent: 5477167 (1995-12-01), Chua
patent: 5479113 (1995-12-01), Gamal
patent: 5495181 (1996-02-01), Kolze
patent: 5502315 (1996-03-01), Chua et al.
patent: 5534793 (1996-07-01), Nasserbakht
patent: 5537056 (1996-07-01), McCollum
patent: 5544070 (1996-08-01), Cox et al.
patent: 5557136 (1996-09-01), Gordon et al.
patent: 5594361 (1997-01-01), Campbell
patent: 5654649 (1997-08-01), Chua
Advanced Micro Devices, PAL Devices Book and Design Guide, pp. 2-236 through 2-247 (1993). month unknown.
QuickLogic, Data Book, pp.1-5 through 2-11 and 6-3 through 6-18 (1995). month unknown.
Actel, FPGA Data Book and Design Guide, pp. ix-xv, 1-5 through 1-34, 1-51 through 1-101, 1-153 through 1-222, 3-1 through 4-56 (1995). month unknown.
Xilinx, "The Programmable Gate Array Design Hand Book", First Edition, pp. 1-9 through 2-73 (1986). month unknown.
S. Brown, et al., "Field Programmable Gate Arrays", pp. 1-43 and 88-202 (1992). month unknown.
S. Trimberger, "Field Programmable Gate Array Technology", pp.1-14 and 98-170 (1994). month unknown.
D. Pellerin, et al., "Practical Design Using Programmable Logic", pp. 84-98 (1991). month unknown.
Le Don Phu
QuickLogic Corporation
Santamauro Jon
Wallace T. Lester
LandOfFree
Programming architecture for a programmable integrated circuit e does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programming architecture for a programmable integrated circuit e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming architecture for a programmable integrated circuit e will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-248377