Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
1999-05-26
2001-01-23
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Testing
C365S225700
Reexamination Certificate
active
06178128
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to electronic circuits, and more specifically to a programmable circuit that allows one to test the impedance of a programmable element, such as a fuse, during a test mode, and to a method for performing such a test.
BACKGROUND OF THE INVENTION
Many of today's integrated circuits, such as memory circuits, are programmable to operate in one or more particular modes, or to have one or more particular circuit configurations. An example of the latter type of circuit is a memory that includes redundant memory columns for replacing defective array memory columns. When a circuit tester discovers a defective array column, it programs the memory such that when an external device addresses the defective column, data is routed to a selected redundant column in a manner that is transparent to the external device. Typically, the manufacturer programs such integrated circuits at the factory before shipping them to customers.
These integrated circuits each typically include a bank of nonvolatile, programmable memory elements that the manufacturer programs to set a circuit in the desired operational mode or circuit configuration. Examples of such elements include electrically erasable and programmable read-only memory (EEPROM) cells, fuses, and antifuses. An integrated circuit often incorporates into its programmable bank the type of programmable element that is the most similar to other elements or components of the circuit. For example, a Flash-EEPROM device often includes a bank of EEPROM cells, but a dynamic random access memory (DRAM) often includes a bank of antifuses, which are similar in structure to the DRAM storage capacitors. Furthermore, such a programmable element typically has a first impedance in an unprogrammed state, and a second, different impedance in a programmed state. For example, an antifuse has a high impedance in an unprogrammed state, and thus is essentially an open circuit, and has a low impedance in a programmed state, and thus is essentially a short circuit. Conversely, a fuse is essentially a short circuit in an unprogrammed state, and is essentially an open circuit in a programmed state.
But because a programmed element may not always have an impedance that is within a desired range, the manufacturer often measures the impedances of the programmed elements in an analog fashion after it finishes programming the entire programmable bank. The analog tester performs these measurements sequentially by placing a voltage across each programmed element and measuring the current therethrough. If the manufacture discovers a programmed element that does not have the desired impedance, it can reprogram the element one or more times until it has the desired impedance.
A problem with this analog testing technique is that it often takes too long for high-density integrated circuits. As the number of circuit components in an integrated circuit increases, so does the number of operational modes and circuit configurations that the circuit supports. Therefore, the number of programmable elements in the programmable bank also increases to accommodate the additional operational modes and circuit configurations. For example, a megabit DRAM may have 20 antifuses in its programmable bank, but a
64
megabit DRAM may have 640 antifuses. Furthermore, measuring the impedance in an analog fashion is relatively slow because of the parasitic capacitances associated with the test path and each programmed element. Thus, increasing the storage capacity of a DRAM by a factor of 16 can potentially increase the number of antifuses, and thus the already lengthy testing time, by a factor of 32. Additionally, testers that can perform analog measurements are often expensive and complicated to operate in the analog-testing mode.
SUMMARY OF THE INVENTION
In accordance with one aspect of the present invention, a programmable voltage divider has normal and test modes of operation. The divider includes first and second supply nodes, a divider node that provides a data value, and a first divider element that is coupled between the first supply node and the divider node. The divider also includes a controlled node, a second divider element that has a selectable resistivity and that is coupled between the divider node and the controlled node, and a test circuit that is coupled between the controlled node and the second supply node. The test circuit generates a voltage at the controlled node during the normal mode of operation, and varies this voltage during the test mode of operation.
In a related aspect of the present invention, the test circuit includes first switch coupled between the controlled node and the second supply node and a series combination of a second switch and a voltage source, the series combination coupled in parallel with the first switch. During the test mode, the test circuit opens the first switch and closes the second switch.
In another related aspect of the invention, the test circuit includes a first switch coupled between the controlled node and the second supply node, and a series combination of a second switch and an impedance element, the series combination coupled in parallel with the first switch. During the test mode, the test circuit opens the first switch and closes the second switch.
In yet another related aspect of the invention, the test circuit includes a first switch coupled between the controlled node and the second supply node, and a diode coupled in parallel with the first switch. During the test mode, the test circuit opens the first switch.
An advantage of the present invention is that it allows faster testing of programmable elements as compared with the prior art. Another advantage is that the present invention allows digital testing of programmable elements instead of analog testing.
REFERENCES:
patent: 4572971 (1986-02-01), Necoechea
patent: 4698589 (1987-10-01), Blankenship et al.
patent: 5539306 (1996-07-01), Riggio, Jr.
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5654663 (1997-08-01), McClure et al.
patent: 5912852 (1999-06-01), Lawrence et al.
patent: 5995424 (1999-11-01), Lawrence et al.
patent: 6005799 (1999-12-01), Rao
Dorsey & Whitney LLP
Elms Richard
Micro)n Technology, Inc.
Phung Anh
LandOfFree
Programmable voltage divider and method for testing the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable voltage divider and method for testing the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable voltage divider and method for testing the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2519044