Electrical computers and digital processing systems: support – Digital data processing system initialization or configuration
Reexamination Certificate
2000-04-06
2004-03-16
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital processing systems: support
Digital data processing system initialization or configuration
C713S002000, C714S023000, C714S030000, C714S031000, C714S040000, C714S045000, C714S046000, C710S014000, C710S016000, C710S200000
Reexamination Certificate
active
06708270
ABSTRACT:
BACKGROUND OF THE INVENTION
FIELD OF THE INVENTION
The present invention relates to a programmable unit having an on-chip debugging support (OCDS) module, and to a method for using an external debugger to debug the programmable unit equipped with the OCDS module.
The programmable units in question are, for example, microprocessors, microcontrollers or the like; these have been known for many years in widely differing embodiments, and require no further explanation.
The OCDS modules are the so-called on-chip debugging support modules, which are now integrated in virtually all relatively modern programmable units. Such devices allow external debuggers to access programmable units and to influence them in various ways during the “normal” operation of the relevant programmable units. This is at present used primarily in such a way that the relevant programmable units are automatically stopped on reaching break conditions which can be predetermined, and/or in such a way that read and/or write accesses are carried out deliberately to the internal and external registers, memories and/or other components of the relevant programmable units and/or of the systems containing them.
The external debuggers are devices that have been known for a long time and in a wide range of embodiments for the purpose of searching for software and/or hardware faults that are present in the relevant programmable units or the systems containing them.
The OCDS modules make the external debuggers (whose configuration is relatively simple) very powerful tools, by which even programmable units whose configuration is very complex and/or which operate very fast can be monitored and checked efficiently and comprehensively.
However, this is unfortunately not always the case, in all situations. For example, it is problematic if the programmable unit is or must be reset immediately before or during a debugging process owing to internal and/or external events and/or commands. Debugging processes which have to be carried out or are currently being carried out can then be interfered with or interrupted, thus making it harder, or entirely impossible, to find specific faults in a comprehensible manner.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a programmable unit, and a method for debugging such a unit which overcome the above-mentioned disadvantages of the prior art devices and methods of this general type, in which the debugging is not interfered with or interrupted by the programmable unit being reset before or during the debugging process.
With the foregoing and other objects in view there is provided, in accordance with the invention, a programmable unit configuration, containing a programmable unit having an on-chip debugging support (OCDS) module; and a reset management device connected to the OCDS module, the reset management device determining if the OCDS module should or should not also be reset when the programmable unit is reset.
The invention accordingly provides that the programmable unit has a reset management device by which it is possible to determine whether the OCDS module should or should not also be reset when the programmable unit is reset, and that when required after resetting of the programmable unit, the external debugger initiates resetting of the programmable unit without resetting the OCDS module.
If the resetting of the programmable unit, which may be required, is carried out before or during the debugging of the programmable unit, such that the OCDS module and, possibly, also an interface provided between the OCDS module and the external debugger is not reset in consequence, then the debugging of the programmable unit can be continued without being influenced in any way by the resetting of this unit.
Furthermore, the processes that take place after the resetting of the programmable unit can then also be monitored from the start, without any limitation and without any gaps.
It is extremely simple to provide the capability for the OCDS module to be reset only in certain situations with the programmable unit, rather than on all occasions. In the example under consideration, where the resetting of the programmable unit is not intended to interfere with or interrupt an existing or ongoing debugging process, all that has to be provided for this purpose is for the resetting of the OCDS module to be suppressed when and for as long as an external debugger is connected to the programmable unit and/or when and for as long as the external debugger which is connected to the programmable unit signals that the OCDS module should not be reset.
Other features which are considered as characteristic for the invention are set forth in the appended claims.
Although the invention is illustrated and described herein as embodied in a programmable unit, and a method for debugging such a unit, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
REFERENCES:
patent: 5491793 (1996-02-01), Somasundaram et al.
patent: 5544311 (1996-08-01), Harenberg et al.
patent: 5566303 (1996-10-01), Tashiro et al.
patent: 5644579 (1997-07-01), Sheppard
patent: 5758059 (1998-05-01), Alexander
patent: 5867644 (1999-02-01), Ranson et al.
patent: 5943498 (1999-08-01), Yano et al.
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 5983017 (1999-11-01), Kemp et al.
patent: 6289473 (2001-09-01), Takase
patent: 6311292 (2001-10-01), Choquette et al.
patent: 6487466 (2002-11-01), Miyabe
patent: 690 27 471 (1990-10-01), None
patent: 296 21 868 (1997-03-01), None
patent: 196 48 968 (1997-12-01), None
patent: 197 47 082 (1999-01-01), None
patent: 0 391 173 (1990-10-01), None
patent: 0 416 732 (1991-03-01), None
patent: 0 636 976 (1995-02-01), None
patent: 0 720 092 (1996-07-01), None
patent: 63046550 (1988-02-01), None
Anonymous: “Pentium meets 1149.1 plus an async reset”,Electronic Engineering, vol. 65, Aug. 1993, No. 800, p. 15.
Gaffin Jeffrey
Peyton Tammara
LandOfFree
Programmable unit having on chip debugging support module... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable unit having on chip debugging support module..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable unit having on chip debugging support module... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3256783