Programmable trellis decoder and associated methods

Details Programmable trellis decoder and associated methods Programmable trellis decoder and associated methods

2006-09-13

2010-02-02

Chase, Shelly A (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

07657825

ABSTRACT:
The programmable decoder, such as a Maximum Likelihood Sequence Estimation (MLSE) decoder (e.g. a Viterbi decoder) may include a programming input for a plurality of programmable trellis parameters, and a programmable device, such as an FPGA, connected to the programming input and implementing a trellis decoder including at least one trellis structure defined based upon the plurality of programmable trellis parameters. The plurality of programmable trellis parameters may include trellis connectivity information for trellis stages, active and inactive states for each trellis stage, a trellis branch transition data value and a metric index for trellis branch transition. Also, the trellis structure may include a reverse-state trellis structure. The programmable trellis decoder can decode convolutional codes, trellis coded modulation (TCM), ISI channels and CPM waveforms.

REFERENCES:
patent: 5905742 (1999-05-01), Chennakeshu et al.
patent: 6091765 (2000-07-01), Pietzold, III et al.
patent: 6205187 (2001-03-01), Westfall
patent: 6343207 (2002-01-01), Hessel et al.
patent: 6381265 (2002-04-01), Hessel et al.
patent: 6389078 (2002-05-01), Hessel et al.
patent: 6539052 (2003-03-01), Hessel et al.
patent: 6968021 (2005-11-01), White et al.
patent: 7324614 (2008-01-01), Lee et al.
patent: 7404139 (2008-07-01), Prasad et al.
patent: 2003/0126545 (2003-07-01), Tan
patent: WO2006/026334 (2006-03-01), None
Dinh et al., High speed V.32 trellis encoder/decoder implementation using FPGA, 1999, IEEE, pg. IV-295-IV-298.
Kivioja et al., Desing and implementation of Viterbi decoder, with FPGAs, 1999, Journal of VLSI signal processing, pg. 1-10.
“Achieving Flexibility in a Viterbi Decoder DSP Coprocessor” Hocevar et al., Proc., IEEE Vehicular Technology Conference, Fall VTC 2000, vol. 5, Sep. 24-25, 2000, pp. 2257-2264, XP010522182, ISBN: 0-7803-6507-0.
“A Reconfigurable Viterbi Decoder Architecture”, Chadka et al., Proc., IEEE The35th Asilomar in Signals, Systems and Computers, New York, NY. vol. 1 of 2, Nov. 4, 2001, pp. 66-71, XP010580894, ISBN: 0-7803-7147-X.
“Description and Performance Results for a MULTI-H CPM Telemetry Waveform”, M. Geoghegan, Proc., IEEE 21stCentury Military Communications Conference, MILCOM 2001, vol. 1, Oct. 22-25, 2000, pp. 353-357, XP010532613, ISBN: 0-7803-6521-6.
Xilinx, “Viterbi Decoder v 3.0”, Internet site www.xilinx.com; Product specification DS247 (v 1.0) Mar. 28, 2003.
Ginesi et al.; “Symbol and Superbaud Timing Recovery in Multi-H Continuous-Phase Modulation”, IEEE Transactions on Comm., vol. 47, No. 5, May 1999; p. 664-666.
Miller et al.; “An Innovative Synchronization Preamble for UHF Milsatcom”, 1999 IEEE, No. 0-7803-5538-5; pp. 1-5.
Kreitzer; “Tracking Parameter Selection for MIL-STD-188-181B Multi-H Continuous Phase Modulation”, 1999 IEEE; No. 0-7803-5538-5.
Tessier et al., “A Reconfigurable, Power-Efficient Adaptive Viterbi Decoder”, p. 1-5.
Actel Corp., “Designing Telecommunication Applications Using Digital Signal Processing Functions with FPGAs”, Jun. 1997; pp. 1-5.
Internet site; http://en.wikipedia.org; “Field-programmable Gate Array”, p. 1-6.

Affiliated with

Also associated with

Rating

Programmable trellis decoder and associated methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable trellis decoder and associated methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable trellis decoder and associated methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4178328