Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2001-02-22
2002-05-07
Le, Don Phu (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S083000, C326S087000
Reexamination Certificate
active
06384621
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for transmission line impedance matching generally and, more particularly, to a method and/or architecture for programmable transmission line impedance matching.
BACKGROUND OF THE INVENTION
In integrated circuits, such as microprocessors, memories, and the like, signals may be routed for relatively long distances using transmission lines. A transmission line may be a bus, a printed circuit board trace, or other type of relatively long metal line for transporting a digital signal. Typically, a printed circuit board trace has a characteristic impedance of between 50 and 75 ohms. The receiving end, or far end, of the transmission line can be connected to an input of a logic circuit, where the input impedance is higher than the characteristic impedance of the transmission line. If the impedance coupled to the far end of the transmission line is different than the impedance of the transmission line, the signal can be reflected back to the sending end, causing the signal to overshoot a desired steady state voltage for the logic state. The signal may be reflected back and forth many times between the near end of the transmission line and the far end of the transmission line. The reflected signal can cause oscillatory behavior of the signal at both ends of the transmission line. The repeated overshooting and undershooting of the signal is commonly known as “ringing”, and results in reduced noise immunity and increased time for the signal to become, and remain, valid at the far end.
Referring to
FIG. 1
, a diagram of a circuit
10
illustrating a complementary metal-oxide semiconductor (CMOS) output driver is shown. The circuit
10
is used to provide enough current to drive a signal the length of a transmission line
12
. The CMOS driver circuit
10
includes a P-channel transistor
14
and an N-channel transistor
16
connected in series between a positive power supply voltage terminal VCC and a ground terminal VSS. The gates of the transistors receive an input signal IN, and an output terminal of the driver circuit is located between the transistors. The P-channel transistor
14
functions as a “pull-up” transistor, and the N-channel transistor
16
functions as a “pull-down” transistor. The output impedance of the driver circuit
10
is set by a series resistor
18
. The resistor
18
has a resistance Rt that is selected to match the characteristic impedance of the transmission line
12
. The impedance must be matched in order for the driver circuit to absorb the reflected signal and prevent ringing. Depending on the particular application in which the driver circuit
10
is installed, the load impedance that the driver circuit is required to drive can vary. The output circuit
10
has a disadvantage of requiring a separate discrete resistor for each output. The resistors must be changed for different transmission line impedances.
Referring to
FIG. 2
, a diagram of a circuit
20
illustrating a conventional buffer circuit having a variable output impedance is shown. The output buffer circuit
20
has an output impedance that is adjustable. An external resistor
32
having a resistance that is a multiple of the desired output impedance is coupled to the output buffer circuit
20
. A voltage across the resistor
32
is converted to a digital codes using analog-to-digital (A/D) converters
22
and
24
. A digital code from the A/D converters
22
and
24
are used to adjust a resistance of binary weighted transistor arrays
45
and
46
to match the resistance of the external resistor
32
.
A plurality of binary weighted output transistors in the output driver are selected in response to the digital codes to adjust the output impedance of the output buffer circuit
20
. The output impedance can be adjusted by changing the resistance of external resistor
32
. A description of the circuit
20
may be found in U.S. Pat. No. 5,606,275, which is hereby incorporated by reference in its entirety. The circuit
20
has the disadvantages of (i) a single update algorithm that can have a slow settling time on power-up and (ii) abrupt impedance changes during updates due to the binary-weighted transistor arrays.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a first circuit , a second circuit, and an output circuit. The first circuit may be configured to generate a first digital output in response to (i) a reference input and (ii) a feedback input. The second circuit may be configured to generate a second digital output in response to (i) the first digital output and (ii) a second feedback input. The output circuit may be configured to generate a third output in response to a data input, wherein an output impedance of the output circuit is adjusted in response to (i) the first digital output and (ii) the second digital output.
The objects, features and advantages of the present invention include providing a method and/or architecture for a programmable transmission line impedance matching circuit that may (i) match an impedance of one or more output drivers to an impedance of one or more transmission lines using a single discrete resistor, (ii) provide a test mode output impedance of 50 ohms, (iii) provide a minimum output impedance mode, (iv) provide separate control for pull-up and pull-down, (v) provide a controlled impedance over the entire switching range, (vi) use a binary search process to determine impedance on power-up, and/or (vii) use different processes for power-up and updates.
REFERENCES:
patent: 4042838 (1977-08-01), Street et al.
patent: 4219743 (1980-08-01), Millns et al.
patent: 4484092 (1984-11-01), Campbell, Jr.
patent: 4503343 (1985-03-01), Ohuchi
patent: 4540898 (1985-09-01), Pumo et al.
patent: 4574273 (1986-03-01), Atsumi et al.
patent: 4612462 (1986-09-01), Asano et al.
patent: 4725746 (1988-02-01), Segawa et al.
patent: 5038056 (1991-08-01), Koide et al.
patent: 5057715 (1991-10-01), Larsen et al.
patent: 5073726 (1991-12-01), Kato et al.
patent: 5150186 (1992-09-01), Pinney et al.
patent: 5179299 (1993-01-01), Tipon
patent: 5216290 (1993-06-01), Childers
patent: 5241502 (1993-08-01), Lee et al.
patent: 5270588 (1993-12-01), Choi
patent: 5281869 (1994-01-01), Lundberg
patent: 5319259 (1994-06-01), Merrill
patent: 5365118 (1994-11-01), Wilcox
patent: 5373199 (1994-12-01), Shichinohe et al.
patent: 5381061 (1995-01-01), Davis
patent: 5399920 (1995-03-01), Van Tran
patent: 5444397 (1995-08-01), Wong et al.
patent: 5514994 (1996-05-01), Sawada
patent: 5528166 (1996-06-01), Iikbahar
patent: 5559447 (1996-09-01), Rees
patent: 5565794 (1996-10-01), Porter
patent: 5587678 (1996-12-01), Dijkmans
patent: 5606275 (1997-02-01), Farhang et al.
patent: 5656571 (1997-08-01), Miller et al.
patent: 5717343 (1998-02-01), Kwong
patent: 5732027 (1998-03-01), Arcoleo et al.
patent: 5781034 (1998-07-01), Rees et al.
patent: 5828262 (1998-10-01), Rees
patent: 5874838 (1999-02-01), Rees
patent: 5877647 (1999-03-01), Vajapey et al.
patent: 5894241 (1999-04-01), Rees
patent: 5898321 (1999-04-01), Ilkbahar
patent: 6225819 (2001-05-01), Rees et al.
patent: 0045133 (1982-02-01), None
patent: 0046498 (1982-03-01), None
patent: 0129661 (1985-02-01), None
patent: 52-35570 (1977-03-01), None
patent: 53-125753 (1978-02-01), None
patent: 59-16424 (1984-01-01), None
“9-Mb Pipelined SRAM with QDR™ Architecture”, CY7C1302V25, Mar. 28, 2000, pp. 1-21.
G. Sonoda, “MOSFET Powering Circuit”, IBM Technical Disclosure Bulletin, vol. 13, No. 9, Feb. 1971.
T. V. Harroun, Bootstrap Inverter Driver, IBM Technical Disclosure Bulletin, vol. 19, No. 3, Aug. 1976, pp. 827-828.
“Bufferized ECL-Type Logic Circuit”, IBM Corp. 1990, pp. 343-344.
Thaddeus J. Gabara et al., “Digitally Adjustable Resistors in CMOS for High-Performance Applications”, IEEE Journal of Solid-State Circuits, vol. 27, No. 8, Aug. 1992, pp. 1176-1185.
H.L. Kalter et al., “Field-Effect Transistor Driver Circuit”, IBM Technical Disclosure Bulletin, vol. 18, No. 4, Sep. 1975, pp. 1028-1029.
S. C. Lewis et al., “Bootstrapped FET Driver
Gibbs Gary
Roge Manoj B.
Cypress Semiconductor Corp.
Le Don Phu
Maiorana P.C. Christopher P.
LandOfFree
Programmable transmission line impedance matching circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable transmission line impedance matching circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable transmission line impedance matching circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2853959