Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1999-09-29
2002-09-03
Myers, Paul R. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S120000
Reexamination Certificate
active
06446151
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to time division multiplexed (TDM) digital systems. More particularly, it relates to arbitration methods and apparatus in an extended digital system.
2. Background of Related Art
Numerous digital devices are utilized by consumers throughout the world. In each of these devices, digital samples are passed between individual components, often using time division multiplexed (TDM) techniques over serial and/or parallel busses between the components. Arbitration for use of a system bus for passing these digital samples is typically controlled by an arbiter responsible for the system bus.
A TDM data stream typically comprises a repeating data cycle or frame, with each data frame being divided into a plurality of time slots. The data frame repeats over and over, but typically with new data samples in relevant time slots for each new cycle or frame of data. The data frames are conventionally synchronized with a frame synchronization signal or similar signal.
In a more general sense, time slots can relate to the time-shared usage of a system bus, e.g., a 32 bit parallel system bus. During an assigned time slot, a particular device can make exclusive use of the system bus up to the length of time allowed by a pre-determined configuration.
Time slots may be of any particular length, and separate time slots in a particular data frame may have different lengths.
Depending upon the needs of a particular application, conventional input and output channels of TDM system buses typically have fixed locations within a data frame assigned by a master controller or processor in the system.
A significant amount of flexibility can be provided using a time slot which may be used by any of a plurality of devices. For instance, if one particular device on a system bus requires a significant amount of time (and thus a long time slot) to perform a particular activity, then it would conventionally request bus access from the master controller. The conventional master controller assigns use of the TDM system bus in accordance with a given set of arbitration rules, e.g., a round-robin allocation, or an interrupt driven access request resulting in a first come, first served allocation.
The more flexibility in the use of a TDM system bus, the wider the market applications. In conventional systems, the designer typically implements this flexibility within the program code of the master controller of the system. In such systems, the master controller or processor allows access to a TDM system bus in accordance with its established arbitration rules. Flexibility is provided in such conventional devices by allowing the controller to change the length of access for any particular requesting device as desired.
Conventional system bus arbitration requires substantial resources or overhead of the master controller, which only increase as the complications of the system become greater. This is particularly true in multiple processor based systems, where communication data traffic between the processors increases as requests for access to the arbitrated system bus increase. Moreover, as the size of systems increases and as the number of agents on a particular system bus grows, the arbitration processing becomes enormous. This increased overhead results in a decreased amount of processing available for other tasks.
Conventional system arbiters exist, but are typically a priority-based super arbiter inside a super core or microcontroller.
There is thus a need for a more flexible arbitration architecture allowing use of a TDM system bus without requiring the significant overhead otherwise conventionally required in a master controller.
SUMMARY OF THE INVENTION
In accordance with the principles of the present invention, apparatus for arbitrating access to a time division multiplexed system bus comprises a super arbiter in communication with a common system bus. A subordinate arbiter is in communication with the common system bus. A first set of configuration registers for the subordinate arbiter define parameters relating to access time slots for each of a plurality of agents arbitrated by the subordinate arbiter. The first set of configuration registers are set by a controller associated with the super arbiter during a super time slot wherein the super arbiter arbitrates access by all devices on a common system bus, and take effect during other time slots wherein the common system bus is electrically separated between the super arbiter and the subordinate arbiter.
A system bus arbiter in accordance with another aspect of the present invention comprises a control portion to assign time slot access to each of a plurality of devices using an arbitrated system bus. A first set of configuration registers provide arbitration parameters to the control portion relating to each of the plurality of devices. A second set of configuration registers provide arbitration parameters to the control portion relating to each of the plurality of devices. The second set of configuration registers are substantially the same as the first set of configuration registers. Only one of the first set of configuration registers and the second set of configuration registers control parameters of the control portion at any one time. The other of the first set of configuration registers and the second set of configuration registers are accessible for updating.
A method of programming a subordinate arbiter from a controller associated with a super arbiter in accordance with yet another aspect of the present invention comprises arbitrating an entire common system bus between the super arbiter and the subordinate arbiter by the super arbiter only. Arbitration parameters of the subordinate arbiter are configured from the controller associated with the super arbiter. A first portion of the common system bus including the controller and the super arbiter is electrically isolated from a second portion of the common system bus including the subordinate arbiter.
REFERENCES:
patent: 4481572 (1984-11-01), Ochsner
patent: 4888765 (1989-12-01), Dyke
patent: 5539902 (1996-07-01), Sakai et al.
patent: 5598542 (1997-01-01), Leung
patent: 5623672 (1997-04-01), Popat
patent: 5648962 (1997-07-01), Pirinen
patent: 5805836 (1998-09-01), Barnhart et al.
patent: 6157978 (2000-12-01), Ng et al.
patent: 6275888 (2001-08-01), Porterfield
Fischer Frederick Harrison
Fitch Kenneth Daniel
Nguyen Ho Trong
Velingker Avinash
Agere Systems Guardian Corp.
Bollman William H.
Myers Paul R.
LandOfFree
Programmable time slot interface bus arbiter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable time slot interface bus arbiter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable time slot interface bus arbiter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2874635