Programmable tiles

Details Programmable tiles Programmable tiles

1988-03-10

1990-06-05

Chin, Gary

Boots, shoes, and leggings

364489, 364488, 357 45, 307303, 307465, G06F 1560, H01L 2700

Patent

active

049319469

ABSTRACT:
Disclosed is a set of functional components (tiles), consisting in part of subgate elements, which, by their design, facilitate the creation of dense integrated circuits, without forfeiting the capability of modifying the functionality of individual tiles by late mask programming techniques. Overall densities approach those obtained with hand-crafted, custom designs can be obtained in part because such components are designed to be tiled throughout a storage logic array, permitting the creation of orthogonal logic gates as well as individual gates (and more complex functions) the functionality of which is distributed horizontally, vertically and even in a zigzag fashion. Moreover, the transition time from prototype to high volume manufacturing is reduced significantly due to the ease with which even complex functions can be repaired and enhanced.

REFERENCES:
patent: Re31287 (1983-06-01), Patil
patent: 4249193 (1981-02-01), Balyoz et al.
patent: 4293783 (1981-10-01), Patil
patent: 4414547 (1983-11-01), Knapp et al.
patent: 4441168 (1984-04-01), Luciw
patent: 4442508 (1984-04-01), Knapp et al.
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4631686 (1986-12-01), Ikawa et al.
patent: 4727493 (1988-02-01), Taylor, Sr.
patent: 4745084 (1988-05-01), Rowson et al.
Kent F. Smith, "Design of Regular Arrays Using CMOS in PPL", 1983 IEEE International Conference on Computer Design/VLSI in Computers.
A. Hui et al., "A 4.1K Gates Double Metal HCMOS Sea of Gates Array", IEEE 1985 Custom Integrated Circuits Conference, pp. 15-17.
S. Atiq Raza et al., "Channelless Architecture: A New Approach for CMOS Standard Cell Design", IEEE 1985 Custom Integrated Circuits Conference, pp. 12-14.
Egan et al., "Bipartite Folding and Partitioning of a PLA", IEEE Transactions on Computer-Aided Design, vol. CAD-3, No. 3, Jul. 1984, pp. 191-199.
Hachtel et al., "An Algorithm for Optimal PLA Folding", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. CAD-1, No. 2, Apr. 1982, pp. 63-75.

Affiliated with

Also associated with

Rating

Programmable tiles does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable tiles, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable tiles will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-496436