Programmable termination with DC voltage level control

Details Programmable termination with DC voltage level control Programmable termination with DC voltage level control

2005-12-27

2005-12-27

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C326S086000, C326S026000, C326S027000, C326S041000, C327S108000

Reexamination Certificate

active

06980022

ABSTRACT:
Various embodiments for implementing circuits and systems with highly flexible interface circuitry that is capable of realizing programmable on-chip termination and DC level control. A number of techniques use existing I/O resources to implement programmable on-chip termination and DC level control that enable an integrated circuit to meet a variety of different high speed single-ended and differential I/O standards.

REFERENCES:
patent: 4719369 (1988-01-01), Asano et al.
patent: 4954729 (1990-09-01), Urai
patent: 5111081 (1992-05-01), Atallah
patent: 5134311 (1992-07-01), Biber et al.
patent: 5164663 (1992-11-01), Alcorn
patent: 5179300 (1993-01-01), Rolandi et al.
patent: 5359235 (1994-10-01), Coyle et al.
patent: 5374861 (1994-12-01), Kubista
patent: 5592510 (1997-01-01), Van Brunt et al.
patent: 5602494 (1997-02-01), Sundstrom
patent: 5623216 (1997-04-01), Penza et al.
patent: 5656953 (1997-08-01), Whetsel
patent: 5726582 (1998-03-01), Hedberg
patent: 5726583 (1998-03-01), Kaplinsky
patent: 5764080 (1998-06-01), Huang et al.
patent: 5864715 (1999-01-01), Zani et al.
patent: 5939896 (1999-08-01), Hedberg
patent: 5955911 (1999-09-01), Drost et al.
patent: 5970255 (1999-10-01), Tran et al.
patent: 6008665 (1999-12-01), Kalb et al.
patent: 6020760 (2000-02-01), Sample et al.
patent: 6026456 (2000-02-01), Ilkbahar
patent: 6037798 (2000-03-01), Hedberg
patent: 6049255 (2000-04-01), Hagberg et al.
patent: 6064224 (2000-05-01), Esch, Jr. et al.
patent: 6087847 (2000-07-01), Mooney et al.
patent: 6097208 (2000-08-01), Okajima et al.
patent: 6100713 (2000-08-01), Kalb et al.
patent: 6118310 (2000-09-01), Esch
patent: 6147520 (2000-11-01), Kothandaraman et al.
patent: 6154060 (2000-11-01), Morriss
patent: 6157206 (2000-12-01), Taylor et al.
patent: 6181157 (2001-01-01), Fiedler
patent: 6236231 (2001-05-01), Nguyen
patent: 6252419 (2001-06-01), Sung et al.
patent: 6329836 (2001-12-01), Drost et al.
patent: 6356106 (2002-03-01), Greef et al.
patent: 6362644 (2002-03-01), Jeffrey et al.
patent: 6366128 (2002-04-01), Ghia et al.
patent: 6411126 (2002-06-01), Tinsley et al.
patent: 6414512 (2002-07-01), Moyer
patent: 6424169 (2002-07-01), Partow et al.
patent: 6433579 (2002-08-01), Wang et al.
patent: 6445245 (2002-09-01), Schultz et al.
patent: 6448813 (2002-09-01), Garlepp et al.
patent: 6466063 (2002-10-01), Chen
patent: 6489837 (2002-12-01), Schultz et al.
patent: 6504397 (2003-01-01), Hart et al.
patent: 6586964 (2003-07-01), Kent et al.
patent: 6590413 (2003-07-01), Yang
patent: 6603329 (2003-08-01), Wang et al.
patent: 6605958 (2003-08-01), Bergman et al.
patent: 6639397 (2003-10-01), Roth et al.
patent: 6642741 (2003-11-01), Metz et al.
patent: 6700823 (2004-03-01), Rahman et al.
patent: 6710618 (2004-03-01), Murray
patent: 6747475 (2004-06-01), Yuffe et al.
patent: 6766155 (2004-07-01), Salcido et al.
patent: 6788101 (2004-09-01), Rahman
patent: 6836290 (2004-12-01), Chung et al.
patent: 2002/0010853 (2002-01-01), Trimberger et al.
patent: 2002/0060602 (2002-05-01), Ghia et al.
patent: 2002/0101278 (2002-08-01), Schultz et al.
patent: 2003/0062922 (2003-04-01), Douglass et al.
patent: 2004/0008054 (2004-01-01), Lesea et al.
“Apex 20K Pragrammable Logic Device Family ver. 3.7,” product data sheet Altera Corporation, San Jose, CA (May 2001).
“Apex II Programmable Logic Device Family ver. 1.1,” product Data Sheet, Altera Corporation San Jose, CA (May 2001).
Bendak et al. “CMOS VLSI Implementation of Gigabyte/second computer network links,” proceedings of the 1996 IEEE International Symposium on Circuits and Systems 2:269-272 (May 1996).
Boni et al. “LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35-um CMOS,” IEEE Journal of Solid-State Circuits 36(4):706-711 (Apr. 2001).
Esch et al. “Theory and Design of CMOS HSTL I/O Pads,” The Hewlett Packard Journal, pp. 46-52 (Aug., 1998).
“Spartan-3 1.2V FPGA Family: Functional Description, CA DS099-2 (v1.2),” product specifications Xilinx, Inc., San Jose (Jul. 11, 2003).
“Virtex-II 1.5V Field Programmable Gate Arrays, DSO3102 (v1.5),” product specifications Xilinx, Inc., San Jose, CA (Apr. 2, 2001).
“Virtex-II Platform FPGAs: Detailed Description, DS031-2 (v3.1),” product specifications Xilinx, Inc., San Jose, CA (Oct. 14, 2003).
“Virtex-II Pro Platform FPGAs: Functional Description, DS083-2 (v2.9),” product specifications Xilinx, Inc., San Jose, CA, (Oct. 14, 2003).

Affiliated with

Also associated with

Rating

Programmable termination with DC voltage level control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable termination with DC voltage level control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable termination with DC voltage level control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3472037