Programmable SRAM and DRAM cache interface with preset access pr

Details Programmable SRAM and DRAM cache interface with preset access pr Programmable SRAM and DRAM cache interface with preset access pr

1999-06-09

2000-11-21

Peikari, B. James

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

711151, 711121, 710113, 710241, 710244, 710260, 710265, G06F 1318

Patent

active

061516643

ABSTRACT:
A cache interface that supports both Static Random Access Memory (SRAM) and Dynamic Random Access Memory (DRAM) is disclosed. The cache interface preferably comprises two portions, one portion on the processor and one portion on the cache. A designer can simply select which RAM he or she wishes to use for a cache, and the cache controller interface portion on the processor configures the processor to use this type of RAM. The cache interface portion on the cache is simple when being used with DRAM in that a busy indication is asserted so that the processor knows when an access collision occurs between an access generated by the processor and the DRAM cache. An access collision occurs when the DRAM cache is unable to read or write data due to a precharge, initialization, refresh, or standby state. When the cache interface is used with an SRAM cache, the busy indication is preferably ignored by a processor and the processor's cache interface portion. Additionally, the disclosed cache interface allows speed and size requirements for the cache to be programmed into the interface. In this manner, the interface does not have to be redesigned for use with different sizes or speeds of caches.

REFERENCES:
patent: 5293496 (1994-03-01), White et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5511224 (1996-04-01), Tran et al.
patent: 5542062 (1996-07-01), Taylor et al.
patent: 5689728 (1997-11-01), Sugimoto et al.
patent: 5790838 (1998-08-01), Irish et al.
patent: 5802002 (1998-09-01), Ienaga
patent: 5829026 (1998-10-01), Leung et al.
patent: 5895487 (1999-04-01), Boyd et al.
patent: 5943681 (1999-08-01), Ooishi

Affiliated with

Also associated with

Rating

Programmable SRAM and DRAM cache interface with preset access pr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable SRAM and DRAM cache interface with preset access pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable SRAM and DRAM cache interface with preset access pr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1267102