Electronic digital logic circuitry – Interface – Current driving
Patent
1995-02-02
1995-10-31
Westin, Edward P.
Electronic digital logic circuitry
Interface
Current driving
326 32, 326 87, 327170, H03K 190185
Patent
active
054633311
ABSTRACT:
A driver for providing binary signals from a data system to a transmission line is disclosed. The driver includes a first field-effect transistor (FET) coupled between an output node and ground for conducting current from the output node to ground. The output node is connectable to the transmission line. An initial charging stage provides an initial charging current to the gate of the first FET for a period of time not to exceed an initial charging time period. The initial charging time period has a length approximately equal to a period of time necessary to increase the gate voltage of the first FET from ground to the threshold voltage of the first FET. A main charging stage provides a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period. A discharging stage provides a discharging current from the gate of the first FET to ground. Finally, a temperature compensation circuit is coupled to the initial charging stage, the main charging stage, and the discharging stage for adjusting the level of the initial charging current, the main charging current, and the discharging current to compensate for variations in temperature and for controlling the length of the main charging time period.
REFERENCES:
patent: 3333113 (1967-07-01), Cole et al.
patent: 3899754 (1975-08-01), Brolin
patent: 4254501 (1981-03-01), Griffith et al.
patent: 4385394 (1983-05-01), Pace
patent: 4393494 (1983-07-01), Belforte et al.
patent: 4419594 (1983-12-01), Gemmell et al.
patent: 4645948 (1987-02-01), Morris et al.
patent: 4647912 (1987-03-01), Bates et al.
patent: 4723108 (1988-02-01), Murphy et al.
patent: 4751404 (1988-06-01), Yuen
patent: 4760292 (1988-07-01), Bach
patent: 4763021 (1988-08-01), Stickel
patent: 4774422 (1988-09-01), Donaldson et al.
patent: 4825402 (1989-04-01), Jalali
patent: 4855622 (1989-08-01), Johnson
patent: 4855623 (1989-08-01), Flaherty
patent: 4894561 (1990-01-01), Nogami
patent: 4922140 (1990-05-01), Gahle et al.
patent: 4929941 (1990-05-01), Lecocq
patent: 4972106 (1990-11-01), Ruijs
patent: 4978905 (1990-12-01), Hoff et al.
patent: 4980579 (1990-12-01), McDonald et al.
patent: 5015888 (1991-05-01), Ovens
patent: 5017813 (1991-05-01), Galbraith et al.
patent: 5019728 (1991-05-01), Sanwo et al.
patent: 5021684 (1991-06-01), Ahuja et al.
patent: 5021691 (1991-06-01), Saito
patent: 5023487 (1991-06-01), Wellheuser et al.
patent: 5023488 (1991-06-01), Gunning
patent: 5034632 (1991-07-01), Jansson et al.
patent: 5041743 (1991-08-01), Matsumoto
patent: 5070256 (1991-12-01), Grondalski
patent: 5079456 (1992-01-01), Kotowski et al.
patent: 5081380 (1992-01-01), Chen
patent: 5095231 (1992-03-01), Sartori et al.
patent: 5117130 (1992-05-01), Shoji
patent: 5118971 (1992-06-01), Schenck
patent: 5165046 (1992-11-01), Hesson
patent: 5198701 (1993-03-01), Davies et al.
patent: 5200654 (1993-04-01), Archer
patent: 5208492 (1993-05-01), Masumoto et al.
patent: 5216292 (1993-06-01), Imazu et al.
patent: 5218239 (1993-06-01), Boomer
patent: 5231315 (1993-06-01), Thelen, Jr.
patent: 5241221 (1993-08-01), Fletcher et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5285116 (1994-02-01), Thaik
patent: 5287386 (1994-02-01), Wade et al.
patent: 5291071 (1994-03-01), Allen et al.
patent: 5293082 (1994-03-01), Bathaee
patent: 5296756 (1994-03-01), Patel et al.
patent: 5304861 (1994-04-01), Fruhauf et al.
patent: 5313118 (1994-05-01), Lundberg
patent: 5315174 (1994-05-01), Chang et al.
patent: 5319258 (1994-06-01), Ruetz
patent: 5329184 (1994-07-01), Redfern
patent: 5334882 (1994-08-01), Ting
patent: 5338987 (1994-08-01), Tomasetti et al.
P. E. Allen and D. R. Holberg, "Analog CMOS Subcircuits 5.5 Current and Voltage References," CMOS Analog Circuit Design, Holt, Rinehart and Winston, The Dryden Press, pp. 240-251 (1987).
Bill Gunning, "GTL Fact Sheet", Sep. 20, 1991, all pages.
Paul R. Gray and Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", 1977, pp. 254-261.
"Electronically Switchable Interface Circuit With Multiple EIA Protocol Drivers and Receivers", IBM Technical Disclosure Bulletin, vol. 30, No. 11, Apr. 1988, all pages.
Boris Bertolucci, "Fastbus Dual-Port Memory and Display Diagnostic Module", IEEE Transactions on Nuclear Science, vol. NS-34, No. 1, Feb. 1987, pp. 253-257.
National Semiconductor Corporation, "DS36950 Quad Differential Bus Transceiver", Interface Databook, 1990 Edition, pp. 1-123 to 1-131.
National Semiconductor Corporation, "DS3886 BTL 9-Bit Latching Data Transceiver", High Performance Bus Interface Designer's Guide, 1991 Edition, pp. 1-74 to 1-80.
National Semiconductor Corporation, "DS3883 BTL 9-Bit Data Transceiver", High Performance Bus Interface Designer's Guide, 1991, Edition, pp. 1-58 to 1-62.
Driscoll Benjamin D.
National Semiconductor Corporation
Westin Edward P.
LandOfFree
Programmable slew rate CMOS buffer and transmission line driver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable slew rate CMOS buffer and transmission line driver , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable slew rate CMOS buffer and transmission line driver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1775822