Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-12-13
2010-12-14
Treat, William M (Department: 2181)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C712S035000, C712S225000, C712S300000
Reexamination Certificate
active
07853860
ABSTRACT:
A programmable signal processing circuit has an instruction processing circuit (23, 24, 26), with an instruction set that comprises a depuncture instruction. The instruction processing circuit (23, 24, 26) forms the depuncture result by copying bit metrics from a bit metrics operand and inserting one or more predetermined bit metric values between the bit metrics from the bit metric operand in the depuncture result. The instruction processing circuit (23, 24, 26) changes the relative locations of the copied bit metrics with respect to each other in the depuncture result as compared to the relative locations of the copied bit metrics with respect to each other in the bit metric operand, to an extent needed for accommodating the inserted predetermined bit metric value or values.
REFERENCES:
patent: 5151904 (1992-09-01), Reiner et al.
patent: 6684366 (2004-01-01), Trott et al.
patent: 7095792 (2006-08-01), Doetsch et al.
patent: 7114121 (2006-09-01), Oda
patent: 7284185 (2007-10-01), Chen
Gruijters Paulus W. F.
Quax Marcus M. G.
Leydig, Voit and Mayer Ltd
Silicon Hive B.V.
Treat William M
LandOfFree
Programmable signal and processing circuit and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable signal and processing circuit and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable signal and processing circuit and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4150098