Programmable sense amplifier multiplexer circuit with...

Details Programmable sense amplifier multiplexer circuit with... Programmable sense amplifier multiplexer circuit with...

2006-12-22

2008-10-28

Mai, Son L (Department: 2827)

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

C365S208000, C365S222000

Reexamination Certificate

active

07443751

ABSTRACT:
Multiplexer control logic is provided for a semiconductor memory device that combines the function of programmable disconnect-state with a dynamic or dynamic latching mode that operates during self-refresh. The programmable disconnect state disconnects the sense amplifier from a memory array segment when it is unselected. When a memory array segment is being accessed, (such as during self-refresh), the multiplexers are latched into a selected state thereby eliminating the multiplexer switching current while the memory array segment is being accessed.

REFERENCES:
patent: 5313431 (1994-05-01), Uruma et al.
patent: 6212110 (2001-04-01), Sakamoto et al.
patent: 6301173 (2001-10-01), Fujioka et al.
patent: 6580655 (2003-06-01), Jacunski et al.
patent: 6590819 (2003-07-01), Baum et al.
patent: 6850454 (2005-02-01), Kuge et al.
patent: 2001/0019503 (2001-09-01), Ooishi
patent: 2007/0223296 (2007-09-01), Miller et al.
patent: 2007/0247938 (2007-10-01), Miller et al.
patent: 2007/0253265 (2007-11-01), Miller et al.

Affiliated with

Also associated with

Rating

Programmable sense amplifier multiplexer circuit with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable sense amplifier multiplexer circuit with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable sense amplifier multiplexer circuit with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4001946