Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2007-12-25
2007-12-25
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S037000, C326S038000, C326S039000, C326S040000, C326S047000, C326S101000
Reexamination Certificate
active
11550218
ABSTRACT:
Techniques are provided for routing signals to and from input/output pads on a programmable chip that reduce signal delay times. A programmable routing structure is provided that is dedicated to routing signals to and from the input/output (I/O) pads. The programmable routing structure can include long conductors that transmit signals across the chip quickly without the delay encountered in shorter routing conductors. Signals can be routed to and from the I/O pads through vertical and horizontal dedicated routing conductors that bypass global routing conductors. The dedicated I/O routing structure allows signals to be driven onto the chip and off chip more quickly can be achieved through standard programmable routing structures. The dedicated I/O routing structure can be depopulated to reduce the number of programmable connections between the individual conductors, decreasing die area requirements.
REFERENCES:
patent: 5073729 (1991-12-01), Greene et al.
patent: 5323069 (1994-06-01), Smith, Jr.
patent: 5764080 (1998-06-01), Huang et al.
patent: 5874834 (1999-02-01), New
patent: 5880598 (1999-03-01), Duong
patent: 6084429 (2000-07-01), Trimberger
patent: 6094066 (2000-07-01), Mavis
patent: 6150837 (2000-11-01), Beal et al.
patent: 6285211 (2001-09-01), Sample et al.
patent: 6348813 (2002-02-01), Agrawal et al.
patent: 6469540 (2002-10-01), Nakaya
patent: 6870395 (2005-03-01), Schadt et al.
patent: 6975137 (2005-12-01), Schadt et al.
patent: 7000212 (2006-02-01), Agrawal et al.
patent: 7132852 (2006-11-01), Vest et al.
patent: 7135888 (2006-11-01), Hutton et al.
patent: 2003/0128051 (2003-07-01), Cliff et al.
patent: 2005/0231236 (2005-10-01), Vest et al.
“Apex 20K Programmable Logic Device Family.” Data Sheet version 2.06 from Altera Corporation San Jose, CA (Mar. 2000).
“Max 7000 Programmable Logic Device Family,” Data Sheet version 6.01 from Altera Corporation San Jose, CA (Jul. 1999).
Hutton Michael D.
Lewis David
Altera Corporation
Barnie Rexford
White Dylan
LandOfFree
Programmable routing structures providing shorter timing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable routing structures providing shorter timing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable routing structures providing shorter timing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3862148