Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent
1997-02-28
2000-04-18
Grant, William
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
714773, 714763, 714764, 714767, 714768, 714769, G11C 2900, G06F 1100
Patent
active
060528168
ABSTRACT:
A semiconductor storage unit includes: a first PROM; a second PROM for storing parity data based on data stored in the first PROM; an error detecting circuit for detecting an error in read data outputted from the first PROM on the basis of the parity data outputted from the second PROM to generate an error detection signal; an error correcting circuit for outputting the data read out from the first PROM as it is when no error detection signal is supplied thereto, and for outputting error corrected data when the error detection signal is supplied thereto; a specific-mode detecting circuit for generating a specific-mode detection signal when detecting a specific mode; and a different-data generating means for generating data different from data outputted from the error correcting circuit as output data when both of the error detection signal and the specific-mode detection signal are generated.
REFERENCES:
patent: 4706249 (1987-11-01), Nakagawa et al.
patent: 4710934 (1987-12-01), Traynor
patent: 4726021 (1988-02-01), Horiguchi et al.
patent: 4761783 (1988-08-01), Christensen et al.
patent: 4788684 (1988-11-01), Kawaguchi et al.
patent: 4835774 (1989-05-01), Ooshima et al.
patent: 4872168 (1989-10-01), Andsen et al.
patent: 4958345 (1990-09-01), Fujisaki
patent: 4958346 (1990-09-01), Fujisaki
patent: 5383205 (1995-01-01), Makihara et al.
patent: 5477492 (1995-12-01), Ohsaki et al.
patent: 5544149 (1996-08-01), Katayama et al.
patent: 5703495 (1997-12-01), Sartwell et al.
Michael David Quinn et al., "Dynamic Testing of Memory Arrays Which Utilize Error Checking and Correction (ECC) Logic", Digest of Paper 1980 IEEE Test Conference, Sep. 1980, pp. 238-252.
Calcano Ivan
Grant William
NEC Corporation
LandOfFree
Programmable ROM and parity programmable ROM having a correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable ROM and parity programmable ROM having a correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable ROM and parity programmable ROM having a correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2345910