Programmable processor and method for partitioned group shift

Details Programmable processor and method for partitioned group shift Programmable processor and method for partitioned group shift

2007-08-21

2007-08-21

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Logic operation instruction processing

Reexamination Certificate

active

10705946

ABSTRACT:
A programmable processor and method for improving the performance of processors by incorporating an execution unit operable to decode and execute single instructions specifying both a shift amount and a register containing a plurality of data elements, wherein the execution unit is operable to shift a subfield of each of the plurality of data elements by the shift amount to produce a second plurality of data elements; and provide the second plurality of data elements as a catenated result.

REFERENCES:
patent: 4025772 (1977-05-01), Constant
patent: 4489393 (1984-12-01), Kawahara et al.
patent: 4658349 (1987-05-01), Gafken
patent: 4701875 (1987-10-01), Konishi et al.
patent: 4727505 (1988-02-01), Konishi et al.
patent: 4814976 (1989-03-01), Hansen et al.
patent: 4852098 (1989-07-01), Brechard et al.
patent: 4875161 (1989-10-01), Lahti
patent: 4876660 (1989-10-01), Owen et al.
patent: 4893267 (1990-01-01), Alsup et al.
patent: 4949294 (1990-08-01), Wambergue
patent: 4953073 (1990-08-01), Moussouris et al.
patent: 4956801 (1990-09-01), Priem et al.
patent: 4959779 (1990-09-01), Weber et al.
patent: 4969118 (1990-11-01), Montoye et al.
patent: 4975868 (1990-12-01), Freerksen
patent: 5032865 (1991-07-01), Schlunt
patent: 5081698 (1992-01-01), Kohn
patent: 5113506 (1992-05-01), Moussouris et al.
patent: 5155816 (1992-10-01), Kohn
patent: 5157388 (1992-10-01), Kohn
patent: 5161247 (1992-11-01), Murakami et al.
patent: 5179651 (1993-01-01), Taaffe et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5208914 (1993-05-01), Wilson et al.
patent: 5231646 (1993-07-01), Heath et al.
patent: 5233690 (1993-08-01), Sherlock et al.
patent: 5241636 (1993-08-01), Kohn
patent: 5268855 (1993-12-01), Mason et al.
patent: 5268995 (1993-12-01), Diefendorff et al.
patent: 5280598 (1994-01-01), Osaki et al.
patent: 5347643 (1994-09-01), Kondo et al.
patent: 5408581 (1995-04-01), Suzuki et al.
patent: 5412728 (1995-05-01), Besnard et al.
patent: 5423051 (1995-06-01), Fuller et al.
patent: 5426600 (1995-06-01), Nakagawa et al.
patent: 5430660 (1995-07-01), Hengeveld et al.
patent: 5471628 (1995-11-01), Phillips et al.
patent: 5487024 (1996-01-01), Girardeau, Jr.
patent: 5500811 (1996-03-01), Corry
patent: 5515520 (1996-05-01), Hatta et al.
patent: 5533185 (1996-07-01), Lentz et al.
patent: 5557724 (1996-09-01), Sampat et al.
patent: 5588152 (1996-12-01), Dapp et al.
patent: 5590365 (1996-12-01), Ide et al.
patent: 5592405 (1997-01-01), Gove et al.
patent: 5600814 (1997-02-01), Gahan et al.
patent: 5636351 (1997-06-01), Lee
patent: 5640543 (1997-06-01), Farrell et al.
patent: 5642306 (1997-06-01), Mennemeier et al.
patent: 5666298 (1997-09-01), Peleg et al.
patent: 5669010 (1997-09-01), Duluk, Jr.
patent: 5673407 (1997-09-01), Poland et al.
patent: 5675526 (1997-10-01), Peleg et al.
patent: 5680338 (1997-10-01), Agarwal et al.
patent: 5721892 (1998-02-01), Peleg et al.
patent: 5734874 (1998-03-01), Van Hook et al.
patent: 5742840 (1998-04-01), Hansen et al.
patent: 5757432 (1998-05-01), Dulong et al.
patent: 5758176 (1998-05-01), Agarwal et al.
patent: 5768546 (1998-06-01), Kwon
patent: 5778412 (1998-07-01), Gafken
patent: 5802336 (1998-09-01), Peleg et al.
patent: 5809292 (1998-09-01), Wilkinson et al.
patent: 5818739 (1998-10-01), Peleg et al.
patent: 5825677 (1998-10-01), Agarwal et al.
patent: 5828869 (1998-10-01), Johnson et al.
patent: 5835782 (1998-11-01), Lin et al.
patent: 5886732 (1999-03-01), Humpleman
patent: 5887183 (1999-03-01), Agarwal et al.
patent: 5922066 (1999-07-01), Cho et al.
patent: 5983257 (1999-11-01), Dulong et al.
patent: 5991531 (1999-11-01), Song et al.
patent: 5996057 (1999-11-01), Scales, III et al.
patent: 6016538 (2000-01-01), Guttag et al.
patent: 6041404 (2000-03-01), Roussel et al.
patent: 6052769 (2000-04-01), Huff et al.
patent: 6092094 (2000-07-01), Ireton
patent: 6173393 (2001-01-01), Palanca et al.
patent: 6266758 (2001-07-01), van Hook et al.
patent: 6275834 (2001-08-01), Lin et al.
patent: 6401194 (2002-06-01), Nguyen et al.
patent: 6425073 (2002-07-01), Roussel et al.
patent: 6453368 (2002-09-01), Yamamoto
patent: 6516406 (2003-02-01), Peleg et al.
patent: 6567908 (2003-05-01), Furuhashi
patent: 6643765 (2003-11-01), Hansen et al.
patent: 6725356 (2004-04-01), Hansen et al.
patent: 1 323 451 (1993-10-01), None
patent: 0474246 (1991-09-01), None
patent: 0 468 820 (1992-01-01), None
patent: 0654733 (1994-07-01), None
patent: 0 651 321 (1995-05-01), None
patent: 0 654 733 (1995-05-01), None
patent: S60-217435 (1985-10-01), None
patent: 3268024 (1991-11-01), None
patent: 6095843 (1994-04-01), None
patent: WO93/01565 (1993-01-01), None
patent: WO93/11500 (1993-06-01), None
patent: WO97/07450 (1997-02-01), None
Motorola, MC68030 Enhanced 32-bit Microprocessor User's Manual ,1989, Prentice Hall, 2d Ed. pp. 3-32 to 3-34, 3-108 to 3-3-110.
Ide, et al., “A 320-MFLOPS CMOS Floating-point Processing Unit for Superscalar Processors,” p. 12-21, Mar. 28, 1993, IEEE J. of Solid-State Circuits.
K. Uchiyama et al., The Gmicro/500 Superscalar Microprocessor with. Branch Buffers, IEEE Micro, Oct. 1993, p. 12-21.
Ruby B. Lee, Realtime MPEG Video Via Software Decompression on a PA-RISC Processor, IEEE (1995).
Karl M. Guttag et al. “The TMS34010: An Embedded Microprocessor”, IEEE Jun. 1988, p. 186-190.
M. Awaga et al., “The μVP 64-bit Vector Coprocessor: A New Implementation of High-Performance Numerical Computation”, IEEE Micro, vol. 13, No. 5, Oct. 1993, p. 24-36.
Tom Asprey et al., “Performance Features of the PA7100 Microprocessor”, IEEE Micro (Jun. 1993), p. 22-35.
Gove, Robert J., “The MVP: A Highly-Integrated Video Compression Chip,” IEEE Data Compression Conf., Mar. (1994) , pp. 215-224.
Woobin Lee, et al., “Mediastation 5000: Integrating Video and Audio,” IEEE Multimedia,1994, pp. 50-61.
Karl, Guttag et. al “A Single-Chip Multiprocessor for Multimedia: The MVP,” IEEE Computer Graphics & Applications, Nov. 1992, p. 53-64.
TMS32OC8O (MVP) Master Processor User's Guide, Texas Instruments, Mar. 1995, p. 1-33.
TMS320C80 (MVP) Parallel Processor User's Guide [“PP”]; Texas Instruments Mar. 1995, p. 1-80.
Shipnes, Julie, “Graphics Processing with the 88110 RISC Microprocessor,” IEEE COMPCOM, (Spring,1992) pp. 169-174.
ILLIAC IV: Systems Characteristics and Programming Manual, May 1, 1972, p. 1-78.
N. Abel et al., ILLIAC IV Doc. No. 233, Language Specifications for a Fortran-Like Higher Level Language for ILLIAV IV, Aug. 28, 1970, p. 1-51.
ILLIAC IV Quarterly Progress Report: Oct., Nov., Dec. 1969; Published Jan. 15, 1970, pp. 1-15.
N.E. Abel et al., Extensions to Fortran for Array Processing (1970) pp. 1-16.
Morris A, Knapp et al.ILLIAC IV Systems Characteristics and Programming Manual (1972) “Bulk Storage Applications in the ILLIAC IV System,” p. 1-10.
Rohrbacher, Donald, et al., “Image Processing with the Staran Parallel Computer,” IEEE Computer, vol. 10, No. 8, pp. 54-59 (Aug. 1977) (reprinted version pp. 119-124).
Siegel, Howard Jay, “Interconnection Networks for SIMD Machines,” IEEE Computer, vol. 12, No. 6, (Jun. 1979) (reprinted version pp. 110-118).
Mike Chastain, et. al., “The Convex C240 Architecture”, Conference of Supercomputing, IEEE 1988, p. 321-329.
Gwennap, Linley, “New PA-RISC Processor decodes MPEG Video: HP's PA-71 00LC Uses New Instructions to Eliminate Decoder Chip,” Microprocessor Report, (Jan. 24, 1994) pp. 16-17.
Patrick Knebel et al., “HP's PA7100LC: A Low-Cost Superscalar PARISC Processor,” IEEE (1993), pp. 441-447.
Kurpanek et al., “PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface,” EEEE (1994), pp. 375-382.
Hewlett Packard, PA-RISC I.1 Architecture and Instruction Set Reference Manual, 3rd ed. Feb. 1994, pp. 1-424.
Margaret Simmons, et. al “A Performance Comparison of Three Supercomputers—Fujitsu VP-2600, NEC SX-3, and Cray Y-MP”, 1991 ACM, p. 150-157.
Smith, J. E.,

Affiliated with

Also associated with

Rating

Programmable processor and method for partitioned group shift does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable processor and method for partitioned group shift, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable processor and method for partitioned group shift will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3872876