Electrical computers and digital processing systems: processing – Instruction alignment
Reexamination Certificate
2007-05-22
2007-05-22
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction alignment
Reexamination Certificate
active
10716561
ABSTRACT:
A programmable processor and method for improving the performance of processors by incorporating an execution unit operable to decode and execute single instructions in an instruction set comprising (a) group instructions that operate on a plurality of data elements in partitioned fields of a register to produce a catenated result, (b) aligned memory operations that move data between memory and register where the memory operand is aligned, and (c) unaligned memory operations where the memory operand is unaligned.
REFERENCES:
patent: 4025772 (1977-05-01), Constant
patent: 4489393 (1984-12-01), Kawahara et al.
patent: 4658349 (1987-04-01), Tabata et al.
patent: 4701875 (1987-10-01), Konishi et al.
patent: 4727505 (1988-02-01), Konishi et al.
patent: 4814976 (1989-03-01), Hansen et al.
patent: 4852098 (1989-07-01), Brechard et al.
patent: 4875161 (1989-10-01), Lahti
patent: 4876660 (1989-10-01), Owen et al.
patent: 4893267 (1990-01-01), Alsup et al.
patent: 4949294 (1990-08-01), Wambergue
patent: 4953073 (1990-08-01), Moussouris et al.
patent: 4956801 (1990-09-01), Priem et al.
patent: 4959779 (1990-09-01), Weber et al.
patent: 4969118 (1990-11-01), Montoye et al.
patent: 4975868 (1990-12-01), Freerksen
patent: 5032865 (1991-07-01), Schlunt
patent: 5081698 (1992-01-01), Kohn
patent: 5113506 (1992-05-01), Moussouris et al.
patent: 5155816 (1992-10-01), Kohn
patent: 5157388 (1992-10-01), Kohn
patent: 5161247 (1992-11-01), Murakami et al.
patent: 5179651 (1993-01-01), Taaffe et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5208914 (1993-05-01), Wilson et al.
patent: 5231646 (1993-07-01), Heath et al.
patent: 5233690 (1993-08-01), Sherlock et al.
patent: 5241636 (1993-08-01), Kohn
patent: 5268855 (1993-12-01), Mason et al.
patent: 5268995 (1993-12-01), Diefendorff et al.
patent: 5280598 (1994-01-01), Osaki et al.
patent: 5347643 (1994-09-01), Kondo et al.
patent: 5408581 (1995-04-01), Suzuki et al.
patent: 5412728 (1995-05-01), Besnard et al.
patent: 5423051 (1995-06-01), Fuller et al.
patent: 5426600 (1995-06-01), Nakagawa et al.
patent: 5430660 (1995-07-01), Lueker et al.
patent: 5471628 (1995-11-01), Phillips et al.
patent: 5481719 (1996-01-01), Ackerman et al.
patent: 5487024 (1996-01-01), Girardeau, Jr.
patent: 5500811 (1996-03-01), Corry
patent: 5515520 (1996-05-01), Hatta et al.
patent: 5533185 (1996-07-01), Lentz et al.
patent: 5557724 (1996-09-01), Sampat et al.
patent: 5588152 (1996-12-01), Dapp et al.
patent: 5590365 (1996-12-01), Ide et al.
patent: 5592405 (1997-01-01), Gove et al.
patent: 5600814 (1997-02-01), Gahan et al.
patent: 5636351 (1997-06-01), Lee
patent: 5640543 (1997-06-01), Farrell et al.
patent: 5642306 (1997-06-01), Mennemeier et al.
patent: 5666298 (1997-09-01), Peleg et al.
patent: 5669010 (1997-09-01), Duluk, Jr.
patent: 5673407 (1997-09-01), Poland et al.
patent: 5675526 (1997-10-01), Peleg et al.
patent: 5680338 (1997-10-01), Agarwal et al.
patent: 5721892 (1998-02-01), Peleg et al.
patent: 5734874 (1998-03-01), Van Hook et al.
patent: 5742840 (1998-04-01), Hansen et al.
patent: 5757432 (1998-05-01), Dulong et al.
patent: 5758176 (1998-05-01), Agarwal et al.
patent: 5768546 (1998-06-01), Kwon
patent: 5778412 (1998-07-01), Gafken
patent: 5802336 (1998-09-01), Peleg et al.
patent: 5809292 (1998-09-01), Wilkinson et al.
patent: 5818739 (1998-10-01), Peleg et al.
patent: 5825677 (1998-10-01), Agarwal et al.
patent: 5828869 (1998-10-01), Johnson et al.
patent: 5835782 (1998-11-01), Lin et al.
patent: 5886732 (1999-03-01), Humpleman
patent: 5887183 (1999-03-01), Agarwal et al.
patent: 5922066 (1999-07-01), Cho et al.
patent: 5983257 (1999-11-01), Dulong et al.
patent: 5991531 (1999-11-01), Song et al.
patent: 5996057 (1999-11-01), Scales, III et al.
patent: 6016538 (2000-01-01), Guttag et al.
patent: 6041404 (2000-03-01), Roussel et al.
patent: 6052769 (2000-04-01), Huff et al.
patent: 6092094 (2000-07-01), Ireton
patent: 6173393 (2001-01-01), Palanca et al.
patent: 6266758 (2001-07-01), van Hook et al.
patent: 6275834 (2001-08-01), Lin et al.
patent: 6401194 (2002-06-01), Nguyen et al.
patent: 6425073 (2002-07-01), Roussel et al.
patent: 6453368 (2002-09-01), Yamamoto
patent: 6516406 (2003-02-01), Peleg et al.
patent: 6643765 (2003-11-01), Hansen et al.
patent: 6657908 (2003-12-01), Yoon et al.
patent: 6725356 (2004-04-01), Hansen et al.
patent: 1 323 451 (1993-10-01), None
patent: 0474246 (1991-09-01), None
patent: 0 468 820 (1992-01-01), None
patent: 0654733 (1994-07-01), None
patent: 0 651 321 (1995-05-01), None
patent: 0 654 733 (1995-05-01), None
patent: S60-217435 (1985-10-01), None
patent: 3268024 (1991-11-01), None
patent: 6095843 (1994-04-01), None
patent: WO 93/01565 (1993-01-01), None
patent: WO 93/11500 (1993-06-01), None
patent: WO 97/07450 (1997-02-01), None
IEEE Draft Standard for “Scalable Coherent Interface-Low-Voltage Differential Signal Specifications and Packet Encoding,” IEEE Standards Department, P1596.3/D0.15 (Mar. 1992).
IEEE Draft Standard for “High-Bandwidth Memory Interface Based on SCI Signaling Technology (RamLink),” IEEE Standards Department, Draft 1.25 IEEE P1596.4-199X (May 1995).
Gerry Kane et al., “MIPS RISC Architecture,” Prentice Hall (1995).
IBM, “The PowerPC Architecture: A Specification For A New Family of RISC Processors,” 2nd Ed., Morgan Kaufmann Publishers, Inc., (1994).
Hewlett-Packard Co., “PA-RISC 1.1 Architecture and Instruction Set,” Manual Part No. 09740-90039, (1990).
MIPS Computer Systems, Inc., “MIPS R4000 User's Manual,” Mfg. Part No. M8-00040, (1990).
i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn.
Gove, “The MVP: A Highly-Integrated Video Compression Chip,” IEEE Data Compression Conference, pp. 215-224 (Mar. 1994).
Gove, “The Multimedia Video Processor (MVP): A Chip Architecture for Advanced DSP Applications,” IEEE DSP Workshop, pp. 27-30 (Oct. 2-5, 1994).
Guttag et al., “A Single-Chip Multiprocessor for Multimedia: The MVP,” IEEE Computer Graphics & Applications, pp. 53-64 (Nov. 1992).
Lee et al., “MediaStation 5000: Integrating Video and Audio,” IEEE Multimedia pp. 50-61 (Summer 1994).
TMS320C80 (MVP) Parallel Processor User's Guide, Texas Instruments (Mar. 1995).
TMS320C80 (MVP) Master Processor User's Guide, Texas Instruments (Mar. 1995).
Bass et al., “The PA 7100LC Microprocessor: A Case Study of IC Design Decisions in a Competitive Environment,” Hewlett-Packard Journal, vol. 46, No. 2, pp. 12-22 (Apr. 1995).
Bowers et al., “Development of a Low-Cost, High Performance, Multiuser Business Server System,” Hewlett-Packard Journal, vol. 46, No. 2, p. 79 (Apr. 1995).
Gwennap, “New PA-RISC Processor Decodes MPEG Video: Hewlett-Packard's PA-7100LC Uses New Instructions to Eliminate Decoder Chip,” Microprocessor Report, pp. 16-17 (Jan. 24, 1994).
Gwennap, “Digital MIPS Add Multimedia Extensions,” Microdesign Resources, pp. 24-28 (Nov. 28, 1996).
Kurpanek, et al., “PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface,” IEEE COMPCON '94, pp. 375-382 (Feb. 28-Mar. 4, 1994).
Lee et al., “Pathlength Reduction Features in the PA-RISC Architecture,” IEEE COMPCON, pp. 129-135 (Feb. 24-28, 1992).
Lee et al., “Real-Time Software MPEG Video Decoder on Multimedia-Enhanced PA 7100LC Processors,” Hewlett-Packard Journal, vol. 46, No. 2, pp. 60-68 (Apr. 1995).
Lee, “Realtime MPEG Video via Software Decompression on a PA-RISC Processor,” IEEE, pp. 186-192 (1995).
Martin, “An Integrated Graphics Accelerator for a Low-Cost Multimedia Workstation,” Hewlett-Packard Journal, vol. 46, No. 2, pp. 43-50 (Apr. 1995).
Undy et al., “A Low-Cost Graphics and Multimedia Workstation Chip Set,” IEEE Micro, pp. 10-22 (Apr. 1994).
HP 9000 Series 700 Workstations Technical Reference Manual: Model 712, Hewlett-Packard (Jan. 1994).
PA-RISC 1.1 Architecture and Instruction Set Reference Manual, Thir
Hansen Craig
Moussouris John
Coleman Eric
McDermott Will & Emery LLP
Microunity Systems Engineering, Inc.
LandOfFree
Programmable processor and method for matched aligned and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable processor and method for matched aligned and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable processor and method for matched aligned and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3762455