Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2008-07-22
2008-07-22
Ghayour, Mohammed (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S354000
Reexamination Certificate
active
07403584
ABSTRACT:
A clock recovery circuit includes a demodulator which generates in-phase and quadrature signals from a data signal and a phase adjuster which adjusts a phase of the quadrature signal independently from a phase of the in-phase clock signal. The phase adjustment causes a non-orthogonal relationship to exist between the phases of the quadrature and in-phase signals. The independent phase adjustment may be dynamically performed or may be performed in fixed increments to achieve a predetermined level of performance. In one application, the adjusted quadrature phase signal serves as a clock signal for controlling sampling of the data signal.
REFERENCES:
patent: 4821296 (1989-04-01), Cordell
patent: 5602879 (1997-02-01), Wada
patent: 5612975 (1997-03-01), Becker et al.
patent: 5878088 (1999-03-01), Knutson et al.
patent: 6801066 (2004-10-01), Lee
patent: 2002/0163981 (2002-11-01), Troemel, Jr.
patent: 2004/0037366 (2004-02-01), Crawford
Ghayour Mohammed
Intel Corporation
KED & Associates LLP
Torres Juan Alberto
LandOfFree
Programmable phase interpolator adjustment for ideal data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable phase interpolator adjustment for ideal data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable phase interpolator adjustment for ideal data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2801935